Reporting delayed coprocessor exceptions to code threads having

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395800, 36493149, 36493151, 36493152, 364941, 3649462, 364DIG2, G06F 900, G06F 946, G06F 1516, G06F 15347

Patent

active

051971380

ABSTRACT:
Save-Exception-State and Restore-Exception-State primitives are defined in the operating system and are used to confine the reporting of delayed asynchronous coprocessor exceptions to the respective code threads that generate the exceptions. The Save-Exception-State primitive saves the coprocessor exception state pertinent to the currently executed code thread, and the Restore-Exception-State primitive restores a selected one of the exception states having been saved. The Save-Exception-State primitive synchronizes the coprocessor, disables use of the coprocessor, saves any pending coprocessor exception state into memory, and clears the coprocessor exception state information from the coprocessor or a "thread descriptor" area of memory allocated to the current code thread. The Restore-Exception-State primitive synchronizes the coprocessor, disables use of the coprocessor, reports any pending exceptions in the coprocessor, and restores the saved exception state into a respective code thread descriptor in memory allocated to the code thread having generated the saved exception state information. The restored exception state is reported by a "Coprocessor-Disabled" exception handler that checks for any exceptions pending in the coprocessor or thread descriptor, when necessary stores the coprocessor state information from the process which last executed a coprocessor instruction, when necessary retrieves the coprocessor state information for the current process, reports any pending exceptions, and reenables use of the coprocessor.

REFERENCES:
patent: 3614740 (1971-10-01), Delagi
patent: 4247984 (1981-01-01), Beismann et al.
patent: 4258420 (1981-03-01), Negi et al.
patent: 4385365 (1983-05-01), Hashimoto et al.
patent: 4547849 (1985-10-01), Louie et al.
patent: 4656578 (1987-04-01), Chilinski et al.
patent: 4758978 (1988-07-01), Cruess et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4777593 (1988-10-01), Yoshida
patent: 4780811 (1988-10-01), Aoyama et al.
patent: 4835685 (1989-05-01), Kun
patent: 4890220 (1989-12-01), Nakagawa et al.
patent: 4914578 (1990-04-01), MacGregor et al.
patent: 4942519 (1990-07-01), Nakayama
patent: 4974145 (1990-11-01), Aoyama et al.
patent: 5021991 (1991-06-01), MacGregor et al.
PDP11 04/34/45/55 Processor Handbook, Digital Equipment Corporation, 1976.
G. Kane, MIPS R2000 RISC Architecture, MIPS Computer Systems, Inc., 1987.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reporting delayed coprocessor exceptions to code threads having does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reporting delayed coprocessor exceptions to code threads having , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reporting delayed coprocessor exceptions to code threads having will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1358484

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.