Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2008-07-01
2011-11-29
Thangavelu, Kandasamy (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S106000
Reexamination Certificate
active
08069024
ABSTRACT:
In one embodiment, a method comprises partitioning a circuit description into simulateable partitions; sorting the simulateable partitions into classes wherein each simulateable partition included in a given class is equivalent to each other partition in the given class with a specified tolerance; associating a dynamic state machine with each class, wherein states of the dynamic state machine correspond to states reached by at least one simulateable partition in the given class during a simulation; during a simulation of the circuit description, the result of which is stored for user display: responsive to a current state in the dynamic state machine for a first simulateable partition in the given class and further responsive to input stimuli to the first simulateable partition, matching the one or more input stimuli to stimuli associated with a next state edge from the current state; and changing the current state of the first simulateable partition to a second state of the dynamic state machine indicated by the next state edge.
REFERENCES:
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 6886145 (2005-04-01), Davidson et al.
patent: 7181383 (2007-02-01), McGaughy et al.
patent: 7181708 (2007-02-01), Du et al.
patent: 7979820 (2011-07-01), Patzer et al.
patent: 2003/0188299 (2003-10-01), Broughton et al.
patent: 2005/0149312 (2005-07-01), McGaughy
patent: 2005/0273298 (2005-12-01), Shah
patent: 2006/0112356 (2006-05-01), McGaughy et al.
patent: 2006/0117274 (2006-06-01), Tseng et al.
patent: 2007/0044051 (2007-02-01), McGaughy et al.
Gajski et al., “Specsyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design”, IEEE 1998.
Newtonet al., “Computerr aided design of VLSI circuits”, IEEE 1986.
Pixley et al., “Exact calculation of synchronizing sequences based on binary decision diagrams”, IEEE, 1994.
“Using Hierarchy and ilomorphism to Accelerate Circuit Simulation,” White Paper, Cadence Design Systems, Inc., 2004, 14 pages.
Cadence Design Systems Inc.
Colandreo, Esq. Brian J.
Holland & Knight LLP
Thangavelu Kandasamy
Whittenberger, Esq Mark H.
LandOfFree
Replicant simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Replicant simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Replicant simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4290356