Replica bias circuit for high speed low voltage common mode...

Details Replica bias circuit for high speed low voltage common mode... Replica bias circuit for high speed low voltage common mode...

2007-12-17

2009-11-17

Tan, Vibol (Department: 2819)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Current driver

C330S258000, C326S121000, C326S127000

Reexamination Certificate

active

07619448

ABSTRACT:
A transmitter provides fast settling times, slew rate control, and power efficiency while reducing the need for large external capacitors. The transmitter typically includes a pre-driver, driver, and replica circuit. The pre-driver can shift the voltage level of an input signal to produce a shifted signal. The pre-driver can shift the voltage level in response to a selectable load resistance circuit and a voltage regulation feedback signal. The driver receives the shifted signal and generates a driver output signal in response to the received shifted signal. The replica circuit can be a scaled replica of the pre-driver and the driver using scaled components from the pre-driver and driver circuits. The scaled components can be used to generate the voltage regulation feedback signal. The generated voltage regulation feedback signal represents, for example, whether the output voltage of the driver output is above a reference voltage.

REFERENCES:
patent: 5023488 (1991-06-01), Gunning
patent: 5959492 (1999-09-01), Khoury et al.
patent: 7098699 (2006-08-01), Tamura et al.
patent: 7471107 (2008-12-01), Fortin et al.
patent: 2002/0190795 (2002-12-01), Hoang
patent: 2004/0100838 (2004-05-01), Tamura et al.
patent: 2006/0244530 (2006-11-01), Kocaman et al.
patent: 2007/0279105 (2007-12-01), Sunairi
Palmer, R. et al., “A 14mW 6.25Gb/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications,” 2007 IEEE International Solid-State Circuits Conference, pp. 440-441, 614.
Wong, K et al., “A 27-mW 3.6-Gb/s I/O Transceiver,” IEEE Journal of Solid-State Circuits, vol. 39, No. 4, Apr. 2004.
Djahanshahi, H. et al., “Gigabit-per-Second, ECL-Compatible I/O Interface in 0.35-[mu]m CMOS”, IEEE Journal of Solid-State Circuits, Aug. 1999, vol. 34, No. 8, 20 pages.
PCT/US2008/083943, PCT International Search Report and Written Opinion of the International Searching Authority, mailed Mar. 17, 2009, 10 pages.

Affiliated with

Also associated with

Rating

Replica bias circuit for high speed low voltage common mode... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Replica bias circuit for high speed low voltage common mode..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Replica bias circuit for high speed low voltage common mode... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4063246