Patent
1995-06-07
1998-03-10
Swann, Tod R.
395800, G06F 930
Patent
active
057271941
ABSTRACT:
A repeat-bit based system and method for executing zero overhead loops, or repeat loops, in an information processing chip that does not require a repeat end register or a dedicated comparator. Executing repeat loops requires a processor to iterate N times a code fragment of loop instructions. All systems providing this capability must know when to refetch the first loop instruction at the end of a repeat. To do this, the present invention adds a repeat bit to the processor's instruction set. This bit is set by the assembler/compiler that generates the executable code fragment comprising the repeat loop. Where the repeat loop includes plural instructions, the assembler sets the repeat bit of the penultimate loop instruction. As each loop instruction is fetched, decoded and executed, the decoder detects the repeat bit and passes it to loop control circuitry. If the code fragment has not been iterated N times and the repeat bit is set, the program counter (PC) is loaded with the address of the first repeat loop instruction, which is refetched. Otherwise, the PC is incremented and the next instruction is fetched. Where the repeat loop has a single instruction, a nop instruction must be added after the instruction to be repeated. Two systems and methods for maintaining the repeat count are disclosed. The first requires a decrementor that decrements the repeat count from N each time the loop is iterated. Another replaces the decrementor with the PC incrementor, which increments the repeat counter from -N or -(N-1).
REFERENCES:
patent: 4097920 (1978-06-01), Ozga
patent: 4462074 (1984-07-01), Linde
patent: 4463422 (1984-07-01), Storer
patent: 5101484 (1992-03-01), Kohn
patent: 5303355 (1994-04-01), Gergen
patent: 5375238 (1994-12-01), Ooi
patent: 5507027 (1996-04-01), Kawamoto
System Control, Architecture, pp. 346-350.
Nitta Kenichi
Shridhar Avadhani
Chow Christopher S.
Crisman Douglas J.
Hitachi America Ltd.
Swann Tod R.
LandOfFree
Repeat-bit based, compact system and method for implementing zer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Repeat-bit based, compact system and method for implementing zer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Repeat-bit based, compact system and method for implementing zer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-149407