Reordering of memory reference operations and conflict resolutio

Details Reordering of memory reference operations and conflict resolutio Reordering of memory reference operations and conflict resolutio

1997-01-07

1999-02-16

Donaghue, Larry D.

3958003, 39580023, 395706, 395709, 395393, 395569, G06F 938

Patent

active

058729909

ABSTRACT:
Compile and/or run time instruction scheduling is used in a multiprocessing system to reorder memory access instructions such that a strongly consistent programming model is emulated in a fashion transparent to the programmer. The multiprocessing system detects potential shared memory conflicts, avoiding these conflicts by restarting operation of the affected processing unit at a predetermined previous state, previously archived in a rollback register set, and resuming instruction execution from that state.

REFERENCES:
patent: 4413317 (1983-11-01), Swenson
patent: 4600986 (1986-07-01), Scheuneman et al.
patent: 4674032 (1987-06-01), Michaelson
patent: 4999554 (1991-03-01), Naka
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5317734 (1994-05-01), Gupta
patent: 5323489 (1994-06-01), Bird
patent: 5333280 (1994-07-01), Ishikawa et al.
patent: 5446855 (1995-08-01), Dang
patent: 5675759 (1997-10-01), Shebanow et al.
patent: 5799179 (1998-08-01), Ebcioglu et al.
Kemal Ebcioglu, "Some Design Ideas for a VLIW Architecture for Sequential-Natured Software", Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing (M. Cosnard et al., ed.), North Holland (1988), pp. 1-22.
Golumbic et al. "Instruction Scheduling Beyond Basic Blocks" IBM J. Res. Develop., Jan. 1990.
Conn et al. "Architecture & Compiler Tradeoffs For a Long Instruction Word Microprocessor", 1989.
Ebcioglu et al. "Some Global Optimzation and Architectural Features for Leproor te Larmave of SuperScalar" IBM Research Report, Sep. 1990.
Nakatani et al. Using a Lookahead Window in a Compaction-Based Parallelizing Compiler IEEE, Nov. 1990.
Bernstein et al. "Proving Safety of Specalation Load Instruction at Compile Time", Feb. 1992.
Smith et al. "Boosting Beyond Static Scheduling in a Superscalar Processor" IEEE, Aug. 1990.
"Metaparallelism--Communication via Plaqholders" Ekanadham et al., Sep. 1993.

Affiliated with

Also associated with

Rating

Reordering of memory reference operations and conflict resolutio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reordering of memory reference operations and conflict resolutio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reordering of memory reference operations and conflict resolutio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2071071