Renumbered array architecture for multi-array memories

Details Renumbered array architecture for multi-array memories Renumbered array architecture for multi-array memories

1996-05-31

1999-01-12

DeCady, Albert

G06F 1100

Patent

active

058599614

ABSTRACT:
A method and apparatus for renumbering memory arrays may be used in memory systems having a target memory capacity formed from a number (N) of memory arrays. Upon powerup of the memory system, if a portion (M) of the N memory arrays are identified as defective, the memory arrays are renumbered from 0 to (N-M) to provide a logically continuous memory system having a smaller memory capacity than the target memory capacity.

REFERENCES:
patent: 4453248 (1984-06-01), Ryan
patent: 5487040 (1996-01-01), Sukegawa et al.
patent: 5592632 (1997-01-01), Leung et al.
"Partial Memory Bank Usage for Personal Computers," IBM Technical Disclosure Bulletin, vol. 37, No. 7, Jul. 1, 1994, pp. 11-13, XP000455422.

Affiliated with

Also associated with

Rating

Renumbered array architecture for multi-array memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Renumbered array architecture for multi-array memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Renumbered array architecture for multi-array memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1523648