Fishing – trapping – and vermin destroying
Patent
1987-05-11
1988-05-17
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 29, 437 37, 437 44, 437149, 437154, 437247, 148DIG82, 148DIG106, 148DIG116, 357 42, 357 91, H01L 2126, H01L 21265, H01L 2122
Patent
active
047450860
ABSTRACT:
A method of using removable sidewall spacers to minimize the need for mask levels in forming lightly doped drains (LDDs) in the formation of CMOS integrated circuits. Aluminum or chemical vapor deposition (CVD) metals such as tungsten are suitable materials to form removable sidewall spacers which exist around CMOS gates during heavily doped source/drain region implants. Other materials such as CVD polysilicon may also be useful for the sidewall spacers. The sidewall spacers are removed before implantation of the lightly doped drain regions around the gates. This implanation sequence is exactly the reverse of what is currently practiced for lightly doped drain formation. The invention also includes the use of a differential oxide layer. A second set of disposable sidewall spacers or the use of permanent sidewall spacers form optional embodiments.
REFERENCES:
patent: 4282539 (1981-08-01), Schrader
patent: 4356623 (1982-11-01), Hunter
patent: 4422885 (1983-12-01), Brower et al.
patent: 4474624 (1984-10-01), Mathews
patent: 4480375 (1984-11-01), Cottrell et al.
patent: 4488348 (1984-12-01), Jolly
patent: 4488351 (1984-12-01), Momose
patent: 4519126 (1985-05-01), Hsu
patent: 4525920 (1985-07-01), Jacobs et al.
patent: 4530150 (1985-07-01), Shirato
patent: 4536944 (1985-08-01), Bracco et al.
patent: 4561170 (1985-12-01), Doering et al.
patent: 4590663 (1986-05-01), Haken
E. Bassous, et al., "Self-Aligned Polysilicon Gate MOSFETS with Tailored Source and Drain Profiles," IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, pp. 5146-5147.
P. J. Tsang, et al. "Fabrication of High-Performance LDDFET'S with Oxide Sidewall Spacer Technology," IEEE Journal of Solid State Circuits, vol. SC-17, No. 2, Apr. 1982, pp. 220-226.
E. Takeda, et al. "Submicrometer MOSFET Structure for Minimizing Hot Carrier Generation," IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982, pp. 611-618.
S. Ratham, et al. "An Optimized 0.5 Micron LDD Transistor," International Electron Devices Meeting Papers, vol. 10.2, 1983, pp. 237-241.
Y. Matsumoto, et al. "Optimized and Reliable LDD Structure for 1 mm NMOSFET Based on Substrate Current Analysis," International Electron Devices Meeting Papers, vol. 15.4, 1983, pp. 392-395.
Cosentino Stephen J.
Mauntel Richard W.
Parrillo Louis C.
Bunch William
Fisher John A.
Hearn Brian E.
Mossman David L.
Motorola Inc.
LandOfFree
Removable sidewall spacer for lightly doped drain formation usin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Removable sidewall spacer for lightly doped drain formation usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Removable sidewall spacer for lightly doped drain formation usin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1881353