Reload timer circuit

Details Reload timer circuit Reload timer circuit

1991-07-01

1993-03-30

Heyman, John S.

Electrical pulse counters, pulse dividers, or shift registers: c

Applications

Measuring or testing

377 45, 377 51, 377116, 377 55, 3281291, 395550, H03K 2356, H03K 2102

Patent

active

051990520

ABSTRACT:
A reload timer circuit comprises an n-bit up/down counter circuit for receiving input data of n bits and providing up/down count data of n bits; an n-bit timer circuit for receiving the n-bit up/down count data and providing timer data of n bits; and a timer period setting means for generating a timer period signal in response to an overflow signal of the n-bit timer data and providing the n-bit up/down counter circuit with the timer period signal. This reload timer circuit automatically sets a reload value by hardware without relying on software, thereby reducing the load on a central processing unit.

REFERENCES:
patent: 4330751 (1982-05-01), Swain
patent: 4546487 (1985-10-01), Dackow
patent: 4713832 (1987-12-01), Hutson
patent: 4724421 (1988-02-01), Simison et al.
patent: 4870664 (1989-09-01), Hayash
patent: 5063355 (1991-11-01), Sasaki et al.

Affiliated with

Also associated with

Rating

Reload timer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reload timer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reload timer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1286849