Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2005-09-28
2008-08-12
Bui, Bryan (Department: 2863)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C713S100000, C712S227000
Reexamination Certificate
active
07412353
ABSTRACT:
According to embodiments of the disclosed subject matter, cores in a many-core processor may be periodically tested to obtain and/or refresh their dynamic profiles. The dynamic profile of a core may include information on its maximum operating frequency, power consumption, power leakage, functional correctness, and other parameters, as well as the trending information of these parameters. Once a dynamic profile has been created for each core, cores in a many-core processor may be grouped into different bins according to their characteristics. Based on dynamic profiles and the grouping information, the operating system (“OS”) or other software may allocate a task to those cores that are most suitable for the task. The interconnect fabric in the many-core processor may be reconfigured to ensure a high level of connectivity among the selected cores. Additionally, cores may be re-allocated and/or re-balanced to a task in response to changes in the environment.
REFERENCES:
patent: 7082600 (2006-07-01), Rau et al.
patent: 2002/0065049 (2002-05-01), Chauvel et al.
patent: 2003/0005380 (2003-01-01), Nguyen et al.
patent: 2003/0110012 (2003-06-01), Orenstien et al.
patent: 2004/0123201 (2004-06-01), Nguyen et al.
patent: 2004/0128563 (2004-07-01), Kaushik et al.
patent: 2004/0215987 (2004-10-01), Farkas et al.
patent: 2005/0283679 (2005-12-01), Heller et al.
International Search Report and Written Opinion for corresponding matter P22401PCT dated Oct. 16, 2007.
Borkar et al., “Platform 2015: Intel Processor and Platform Evolution for the Next Decade”, Technology @ Intel Magazine, Mar. 2005, pp. 1-10.
Kumar et al., “Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance”, Proceedings of the 31st Annual International Symposium on Computer Architecture, Munich, Germany, Jun. 19-23, 2004, pp. 64-75.
Chapin et al., “Hive: Fault Containment for Shared-Memory Multiprocessors”, Operating Systems Review, ACM, vol. 29, No. 5, Dec. 1995, pp. 12-25.
Gentzsch et al., “Self-Adaptable Autonomic Computing Systems: An Industry View”, Proceedings on the 16th International Workshop on Database and Expert Systems Applications, Copenhagen, Denmark, Aug. 22-26, 2006, pp. 201-205.
Benini et al., “Networks on Chips: A New SoC Paradigm”, Computer IEEE Service Center, vol. 35, No. 78, pp. 70-78, no dated.
Shivakumar et al., “Exploiting Microarchitectural Redundancy for Defect Tolerance”, Proceeding of the 21st International Conference on Computer Design: VSLI in Computers and Processors, Los Alamitos, California, Oct. 13-15, 2003, pp. 481-488.
Chae-Eun Rhee et al., “Many-to-Many Core-Switch Mapping in 2-D Mesh NoC Architectures”, Computer Design: VSLI in Computers and Processors, 2004, ICCD 2004, Proceedings, IEEE International Conference, Oct. 11-13, 2004, pp. 438-443.
Borkar Shekhar
Garver Shu-Ling
Hoskote Yatin
Bui Bryan
Intel Corporation
Zhou Guojun
LandOfFree
Reliable computing with a many-core processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reliable computing with a many-core processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reliable computing with a many-core processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009049