Relating to cached multiprocessor system with pipeline timing

Details Relating to cached multiprocessor system with pipeline timing Relating to cached multiprocessor system with pipeline timing

1980-01-28

1982-08-17

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 930, G06F 1516

Patent

active

043453090

ABSTRACT:
A cached multiprocessor system operates in an ordered pipeline timing sequence in which the time slot for use of the cache is made long enough to permit only one cache access. Further, the time slot for data transfers to and from the processors succeeds the time slot for accessing the cache. The sequence is optimized for transactions that require only one cache access, e.g., read operations that hit the cache. Transactions that require two cache accesses must complete the second cache access during a later available pipeline sequence. A processor indexed random access memory specifies when any given processor has a write operation outstanding for a location in the cache. This prevents the processor from reading the location before the write operation is completed.

REFERENCES:
patent: 3771137 (1973-11-01), Barner et al.
patent: 3787673 (1974-01-01), Watson et al.
patent: 4045781 (1977-08-01), Levy et al.
patent: 4245304 (1981-01-01), Porter et al.

Affiliated with

Also associated with

Rating

Relating to cached multiprocessor system with pipeline timing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Relating to cached multiprocessor system with pipeline timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Relating to cached multiprocessor system with pipeline timing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-189657