Excavating
Patent
1994-06-02
1996-02-13
Voeltz, Emanuel T.
Excavating
371 223, 371 225, G01R 313185
Patent
active
054916992
ABSTRACT:
For testing an integrated circuit with sequential logic its register stages are arranged in series as a shift register. This may give rise to delay time problems, which can be avoided by two-phase operation of the register stages, as is the case in, for example, the known LSSD technology. However, for a high processing speed edge-clocked register stages are more favorable. The invention therefore proposes register stages which can readily be switched between two-phase operation during testing and edge control in normal operation. For this only one additional clock line is required.
REFERENCES:
patent: 4277699 (1981-07-01), Brown et al.
patent: 4441075 (1984-04-01), McMahon
patent: 4554466 (1985-11-01), Dillon
patent: 4580137 (1986-04-01), Fiedler et al.
patent: 4698588 (1987-10-01), Hwang et al.
patent: 4701920 (1987-10-01), Resnick et al.
patent: 4852061 (1989-07-01), Baron et al.
patent: 4862068 (1989-08-01), Kawashima et al.
patent: 4945536 (1990-07-01), Hancu
patent: 5032783 (1991-07-01), Hwang et al.
patent: 5130568 (1992-07-01), Miller et al.
patent: 5150366 (1992-09-01), Bardell, Jr. et al.
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5381420 (1995-01-01), Henry
patent: 5386392 (1995-01-01), Cantiant et al.
patent: 5390190 (1995-02-01), Nanda et al.
IBM Technical Disclosure, "Use of Transparent Shift Register Latches in LSSD Circuit Designs", Oct. 1989.
"Electronik", No. 21 of 14.11.1988, pp. 161-166.
Ebert Harald
Scheuermann Kurt
Assouad Patrick J.
Barschall Anne E.
U.S. Philips Corporation
Voeltz Emanuel T.
LandOfFree
Register stage having at least two memory stages for coordinatin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register stage having at least two memory stages for coordinatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register stage having at least two memory stages for coordinatin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-245078