Register move instruction for section select of source operand

Details Register move instruction for section select of source operand Register move instruction for section select of source operand

2008-05-20

2008-05-20

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Instruction decoding

C712S024000

Reexamination Certificate

active

07376813

ABSTRACT:
A data processing apparatus execution unit includes a multiplexer having inputs receiving data from sections of a source data register or registers. The multiplexer selects data from one section to store in a destination data register. The execution unit may zero extend or sign extend the remaining most significant bits of the destination data. In an alternative embodiment, the execution unit includes plural multiplexers, one for each section of the destination data. Each multiplexer received data from each section of the source data register or registers. Special codes in the sections of the second source data register may select 0 fill, 1 fill or sign extension from the next most significant section for each multiplexer.

REFERENCES:
patent: 5862063 (1999-01-01), Thome et al.
patent: 6219777 (2001-04-01), Inoue
patent: 6629232 (2003-09-01), Arora et al.
patent: 6678710 (2004-01-01), Shankar et al.
patent: 2002/0035678 (2002-03-01), Rice et al.

Affiliated with

Also associated with

Rating

Register move instruction for section select of source operand does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register move instruction for section select of source operand, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register move instruction for section select of source operand will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2753311