Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Target device
Reexamination Certificate
2007-04-04
2010-10-12
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Target device
C703S027000
Reexamination Certificate
active
07813909
ABSTRACT:
Methods and systems for register mapping in emulation of a target system on a host system are disclosed. Statistics for use of a set of registers of a target system processor are determined. Based on the statistics a first subset of the target system registers, including one or more most commonly used registers is determined. The registers in the first subset are directly mapped to a first group of registers of a host system processor. A second subset of the set of target system registers is dynamically mapped to a second group of registers of the host system processor.
REFERENCES:
patent: 4587612 (1986-05-01), Fisk et al.
patent: 5551015 (1996-08-01), Goettelmann et al.
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5649203 (1997-07-01), Sites
patent: 5768593 (1998-06-01), Walters et al.
patent: 5815720 (1998-09-01), Buzbee
patent: 6016542 (2000-01-01), Gottlieb et al.
patent: 6031992 (2000-02-01), Cmelik et al.
patent: 6047381 (2000-04-01), Klein
patent: 6115054 (2000-09-01), Giles
patent: 6151670 (2000-11-01), Lange et al.
patent: 6158047 (2000-12-01), Le et al.
patent: 6247172 (2001-06-01), Dunn et al.
patent: 6314560 (2001-11-01), Dunn et al.
patent: 6327704 (2001-12-01), Mattson et al.
patent: 6332214 (2001-12-01), Wu
patent: 6397242 (2002-05-01), Devine et al.
patent: 6463582 (2002-10-01), Lethin et al.
patent: 6502237 (2002-12-01), Yates et al.
patent: 6529862 (2003-03-01), Mann et al.
patent: 6532532 (2003-03-01), Eaton et al.
patent: 6631514 (2003-10-01), Le
patent: 6672963 (2004-01-01), Link
patent: 6704925 (2004-03-01), Bugnion
patent: 6763328 (2004-07-01), Egolf et al.
patent: 6882968 (2005-04-01), Linden
patent: 6884171 (2005-04-01), Eck et al.
patent: 6993751 (2006-01-01), Bhansali et al.
patent: 7000226 (2006-02-01), Gao et al.
patent: 7096460 (2006-08-01), Banning et al.
patent: 7107580 (2006-09-01), Zemach et al.
patent: 7117143 (2006-10-01), Wang et al.
patent: 7181601 (2007-02-01), Rudd et al.
patent: 7210144 (2007-04-01), Traut
patent: 7260815 (2007-08-01), Chen et al.
patent: 7624384 (2009-11-01), Zhang et al.
patent: 2002/0066086 (2002-05-01), Linden
patent: 2002/0156977 (2002-10-01), Derrick et al.
patent: 2003/0093649 (2003-05-01), Hilton
patent: 2003/0093775 (2003-05-01), Hilton
patent: 2004/0158681 (2004-08-01), Hooker
patent: 2004/0205733 (2004-10-01), Souloglou et al.
patent: 2004/0221273 (2004-11-01), Sandham
patent: 2004/0221278 (2004-11-01), Dankel et al.
patent: 2005/0015754 (2005-01-01), Werner et al.
patent: 2005/0015756 (2005-01-01), Brown et al.
patent: 2005/0015758 (2005-01-01), North
patent: 2005/0149697 (2005-07-01), Enright et al.
patent: 2006/0029234 (2006-02-01), Sargaison
patent: 2006/0114132 (2006-06-01), Zhang et al.
patent: 2007/0180438 (2007-08-01), Suba
patent: 2007/0260446 (2007-11-01), Suba et al.
patent: 2007/0261038 (2007-11-01), Sargaison et al.
patent: 2007/0261039 (2007-11-01), Sargaison et al.
patent: 2007/0277052 (2007-11-01), Sargaison et al.
patent: 2008/0052691 (2008-02-01), Neelakantam et al.
patent: 2008/0092151 (2008-04-01), Brown
patent: 0945796 (1999-09-01), None
patent: WO2007096602 (2007-08-01), None
“Energy-Efficient Design”, Kunio Uchiyama, 2005 IEEE.
“A retargetable, ultra-fast instruction set simulator”, Zhu and Gajski, 1999.
International Search Report and Written Opinion of the International Searching Authority—International application No. PCT/US07/67133.
Wang. ISSCC 2005—“The CELL Microprocessor Real World Technologies”—Feb. 2005, pp. 1-9.
International Search Report and Written Opinion of the International Searching Authority—International application No. PCT/US07/67142 dated May 21, 2008.
U.S. Appl. No. 60/746,273, entitled “Method and Apparatus for Resolving Clock Management Issues in the Emulation Involving Both Interpreted and Translated Code” filed May 3, 2006.
U.S. Appl. No. 60/746,267, to Stewart Sargaison, et al. “Translation Block Invalidation Prehints in Emulation of a Target System on a Host System”, filed May 3, 2006.
U.S. Appl. No. 60/746,268, to Stewart Sargaison, et al. “Register Mapping in Emulation a Target System on a Host System”, filed May 3, 2006.
U.S. Appl. No. 60/797,762, to Victor Suba, entitled “Stall Prediction Thread Management”, filed May 3, 2006.
U.S. Appl. No. 60/797,435, to Victor Suba et al., entitled “DMA and Graphics Interface Emulation”, filed May 3, 2006.
U.S. Appl. No. 60/797,761, to Victor Suba et al., entitled “Code Translation and Pipeline Optimization”, filed May 3, 2006.
U.S. Appl. No. 60/763,568, to Victor Suba, entitled “Branch Prediction Thread Management” filed Jan. 30, 2006.
International Search Report and Written Opinion of the International Searching Authority dated Jul. 30, 2008—International Patent Application No. PCT/ US07/67146.
Smelyanskiy M. et al :“Register Queues: A New Hardware/Software Approach to Efficient Software Pipelining”—IEEE, 2000, pp. 3-12.
Proebsting T. et al.: “Probabilistic Register Allocation”, ACM SIGPLAN Notices, vol. 27, No. 7, Jul. 1, 1992, pp. 300-310.
European Search Report for European Application No. 07761060 (International application No. PCT/US2007/067142) dated Mar. 30, 2009, 8 pages.
European Search Report for European Application No. 07761064 (International application No. PCT/US2007/067146) dated Apr. 6, 2009, 7 pages.
Office Action dated Sep. 14, 2009 issued for U.S. Appl. No. 11/696,699.
Kahle et al., “Introduction to the Cell Multiprocessor”, IBM Journal of Research and Development, vol. 49, No. 4/5, Jul.-Sep. 2005, pp. 589-604.
Office Action dated Oct. 6, 2009 issued for U.S. Appl. No. 11/696,684.
Office Action dated Nov. 13, 2008 issued for U.S. Appl. No. 11/700,448.
Notice of Allowance and Fee(s) Due dated Apr. 21, 2009 issued for U.S. Appl. No. 11/700,448.
Eichenberger, A, E et al.—Optimizing Complier for a CELL Processor, 2005, IEEE, 12 pages.
McNairy, C et al.—Montecio: A Dual-Core, Dual Thread Itanium Processor, 2005, IEEE, pp. 10-20.
Notice of Allowance and Fee(s) dated Apr. 12, 2010 for U.S. Appl. No. 11/696,684.
Notice of Allowance and Fee(s) dated Mar. 25, 2010 for U.S. Appl. No. 11/696,699.
Sargaison Stewart
Suba Victor
Isenberg Joshua D.
Janakiraman Nithya
JDI Patent
Rodriguez Paul L
Sony Computer Entertainment Inc.
LandOfFree
Register mapping in emulation of a target system on a host... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register mapping in emulation of a target system on a host..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register mapping in emulation of a target system on a host... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4228700