Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2005-02-08
2005-02-08
Nguyen, Minh (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000, C375S376000
Reexamination Certificate
active
06853226
ABSTRACT:
A register controlled delay locked loop having an acceleration mode corresponding to an increase of the operation speed of a memory device is used to improve accuracy. The register controlled delay locked loop includes a delay line, a delay model, a delay block, a first phase comparator, and a second phase comparator, a mode decision block, a shift register control block, and a shift register.
REFERENCES:
patent: 5502680 (1996-03-01), Du et al.
patent: 5550514 (1996-08-01), Liedberg
patent: 5969551 (1999-10-01), Fujioka
patent: 6049239 (2000-04-01), Eto et al.
patent: 6194930 (2001-02-01), Matsuzaki et al.
patent: 6342796 (2002-01-01), Jung
patent: 6438060 (2002-08-01), Li et al.
patent: 6445234 (2002-09-01), Yoon et al.
patent: 6486716 (2002-11-01), Minami et al.
patent: 20020075048 (2002-06-01), Miyamoto
patent: 20020110035 (2002-08-01), Li et al.
patent: 20020181299 (2002-12-01), Li et al.
patent: 20030001637 (2003-01-01), Jung
patent: 20030002357 (2003-01-01), Kwon et al.
patent: 2001-023367 (2001-01-01), None
Kwak Jong-Tae
Lee Seong-Hoon
Hynix / Semiconductor Inc.
Nguyen Minh
LandOfFree
Register controlled delay locked loop having an acceleration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register controlled delay locked loop having an acceleration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register controlled delay locked loop having an acceleration... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3444520