Register allocation methods having upward pass for determining a

Details Register allocation methods having upward pass for determining a Register allocation methods having upward pass for determining a

1994-10-13

1996-06-25

Oberley, Alvin E.

Boots, shoes, and leggings

364DIG1, 364280, 3642804, 3642805, 3642816, 395375, G06F 1200

Patent

active

055308660

ABSTRACT:
The present invention provides methods for allocating physical registers within a compiler phase to achieve efficient operation of a target CPU. The methods of the present invention allocate variables between physical registers and memory to accommodate local as well as global code structure. Such methods facilitate the location of variables that are heavily accessed at a portion of the code in a physical register during the execution thereof.

REFERENCES:
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4571678 (1986-02-01), Chaitin
patent: 4656582 (1987-04-01), Chaitin et al.
patent: 4782444 (1988-11-01), Munshi et al.
patent: 4791558 (1988-12-01), Chaitin et al.
patent: 5249295 (1993-09-01), Briggs et al.
patent: 5428793 (1995-06-01), Odnert et al.
"Register Allocation & Spilling Via Graph Coloring," G. J. Chaitin, Proceedings of the ACM, May 1982, pp. 98-105.
"Register Allocation by Priority-based Coloring," Frederich Chow and John Hennesey, Proceedings of the ACM SIGPLAN on Compiler Construction, SIGPLAN Notices vol. 19, No. 6, Jun. 1984, pp. 222-232.
"Coloring Heuristics for Register Allocation," Preston Briggs et al., Proceedings of the ACM SIGPLAN 89 Conference on Program Language Design and Implementation, Jun. 1989, pp. 275-284.
"Register Allocation via Tiling," David Callahan and Brian Koblenz, Tera Computer Company, Aug. 12, 1990.
"Aggressive Live Range Splitting," Preston Briggs et al., Rice University Technical Report, 1991.
Callahan, et al.; "Register Allocation Via Hierarchial Graph Coloring"; Proceedings of the ACM SIGPLAN '91; 1991.
Callahan, et al.; "Register Allocation Via Tiling"; Tera Computer Co.; 1990.
Steenkoste, P; "Lisp on a Reduced-Instruction-Set Processor: Characterization & Optimization"; PhD Thesis; Stamford University; 1987.
Wah, David; "Global Register Allocation at Life Time"; DEC Corp.
Aho, et al.; Compiles Principles, Techniques, and Tools; Addison-Wesley, 1986, pp. 528-546.
Chaitlin, Gregory, et al.; Register Allocation Vren Coloring; Computer Languages, vol. 6; Pergamon Press Limited, 1981, pp. 47-57.

Affiliated with

Also associated with

Rating

Register allocation methods having upward pass for determining a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register allocation methods having upward pass for determining a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register allocation methods having upward pass for determining a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2197399