Region search for delay routing and signal net matching

Details Region search for delay routing and signal net matching Region search for delay routing and signal net matching

1994-03-22

1996-08-27

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364490, 364491, G06F 1750

Patent

active

055507484

ABSTRACT:
A system and method performs signal net matching during delay routing. The delay router employs a region search for placing pseudo pins in a search region that will satisfy specified time delay constraints for a given signal net. The search region is an octagonal region defined by Manhattan detour lengths using derived wire length constraints as applied to a bounding box for the signal net. Any sequential router can be used to search the search region for free points. A first search phase finds delay paths to all free points in the search region from an arbitrary source pin. A second search phase then searches the search region for delay paths connecting a sink pin to one of the free points. Any delay path that connects the source and sink pin through a free point in the search region satisfies the time delay constraints. Dynamical routing can be implemented during the search phases as needed. Once all the signal nets have been routed, a group of signal nets to be matched is rerouted with the search region defined by the length of the longest routed path in the group. This ensures that all the signal nets in the group meet the specified time delay constraint.

REFERENCES:
patent: 4500963 (1985-02-01), Smith et al.
patent: 4636965 (1987-01-01), Smith et al.
patent: 5065355 (1991-11-01), Hayase
patent: 5072402 (1991-12-01), Ashtaputre et al.
patent: 5119317 (1992-06-01), Narikawa et al.
patent: 5187671 (1993-02-01), Cobb
patent: 5339253 (1994-08-01), Carrig et al.
patent: 5361214 (1994-11-01), Aoki
patent: 5375069 (1994-12-01), Satoh et al.
Cong et al., "Matching-Based Methods for High-Performance Clock Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 8, Aug. 1993, pp. 1157-1169.
Hanafusa et al., "Three-Dimensional Routing for Multilayer Ceramic Printed Circuit Boards," 1990 Int'l Conference on Computer Aided Design, pp. 386-389.
Bakoglu, H. B., "Circuits, Interconnections, and Packaging for VSLI", Addison-Wesley Publishing Company, pp. 1-2. (No date).
Burstein, M., et al., "Timing Influenced Layout Design", 22nd Design Automation Conference, No. 9.2, 124-130 IEEE (1985).
Dunlop, A. E., et al., "Chip Layout Optimization Using Critical Path Weighting", 21st Design Automation Conference, No. 9.2, 133-136 IEEE (1984).
Tada, T., et al., "Router System for Printed Wiring Boards of Very High-Speed, Very Large-Scale Computers", 23rd Design Automation Conference, No. 44.1, 791-797 IEEE (1986).
Teig, S., et al., "Timing-Driven Layout of Cell-Based ICs" VLSI Systems Design, May 1986, pp. 63-73.
Xiong, X. M., et al., "PAS: A Stand Alone Placement Annotation System for High Speed Designs", Custom Integrated Circuits Conference, 9.1.1-9.1.5 IEEE (1993).
Xiong, X. M, et al., "Automatic Signal net-Matching for VSLI Layout Design", IEEE (1989), pp. 524-525.
Xiong, X. M., et al. "Interconnect and Output Driver Modeling of High Speed Designs", IEEE (1993), pp. 507-510.

Affiliated with

Also associated with

Rating

Region search for delay routing and signal net matching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Region search for delay routing and signal net matching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Region search for delay routing and signal net matching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1060497