Regeneration of program clock reference data for MPEG...

Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C386S349000, C386S349000

Reexamination Certificate

active

06724825

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to transcoding of digital video signals, and in particular, to providing an accurate time reference for the input and output signals of a transcoder.
Commonly, it is necessary to adjust a bit rate of digital video programs that are provided, e.g., to subscriber terminals in a cable television network or the like. For example, a first group of signals may be received at a headend via a satellite transmission. The headend operator may desire to forward selected programs to the subscribers while adding programs (e.g., commercials or other content) from a local source, such as storage media or a local live feed. Additionally, it is often necessary to provide the programs within an overall available channel bandwidth.
Accordingly, the statistical remultiplexer (stat remux), or transcoder, which handles pre-compressed video bit streams by re-compressing them at a specified bit rate, has been developed. Similarly, the stat mux handles uncompressed video data by compressing it at a desired bit rate.
In such systems, a number of channels of data are processed by a number of processors arranged in parallel. Each processor typically can accommodate multiple channels of data. Although, in some cases, such as for HDTV, which require many computations, portions of data from a single channel are allocated among multiple processors.
Single-channel transcoders are also used in various applications.
In a digital video compression system, such as the MPEG-2 system, the digital video source is clocked at 27 MHz (D
1
video standard). The decoder must generate the same 27 MHz clock such that the encoder and decoder clocks are locked. This clock is referred to as the System Time Clock (STC). Both the encoder and decoder have a counter that is incremented on each tick of the STC. When the encoder and decoder STCs are synchronized, both counters are the same value.
To synchronize the decoder, the encoder sends a PCR (Program Clock Reference) to the decoder. The PCR is the value of the STC counter at the instant the packet with the PCR leaves the encoder. When the packet with the PCR is received by the decoder, the decoder compares this value with its STC counter value. If the two are the same, no adjustment is needed. If the two values are different, the decoder must either reset, speed up, or slow down its STC.
In various transcoding applications, the processing acts like multiple pairs of decoders encoders are used since each input video channel is transcoded (e.g., decoded and re-encoded). Thus, the input STC must be recovered for each channel, and a new PCR must then be output for the re-encoded output. One possible solution is to have one local STC for each video service that is received. However, this is expensive since it requires a phase-locked loop (PLL) for every video service.
Accordingly, it would be desirable to provide a cost-effective and efficient system for recovering an input STC from each channel in a transcoder, and outputting a new PCR for the re-encoded output.
The system should use only one master STC, and correct for the differences between the master STC and the STCs of the different services or channels.
The system should be implementable in software.
The system should avoid the need for multiple counters.
The system should correct for a frequency difference between the master STC and input STC.
The system should also account for changes in Decoding Time Stamps (DTSs) and Presentation Time Stamps (PTSs).
A lookahead delay at a transcoder, and buffer delays of an encoder of the transcoder and of an end user decoder, should also be accounted for.
The present invention provides a system having the above and other advantages.
SUMMARY OF THE INVENTION
The present invention relates to providing an accurate time reference for the input and output digital video signals of a transcoder.
Instead of using one local STC clock for each video service that is received, the invention uses only one master STC. The differences between the master STC and the service's input STC are then corrected, e.g., using software.
Advantageously, an offset between the master STC and input PCRs is computed to avoid multiple counters. A frequency difference between the master STC and input STC is then computed. This frequency difference is corrected when computing the output PCR.
In addition, the invention also corrects the PTSs and DTSs, which inform a decoder when to present (display) and decode a picture, respectively, whether the decoder is part of a transcoder, or a stand alone end user's decoder, such as in a set-top box. In particular, the DTS references the PCR. For example, when the PCR equals the DTS for a picture, that picture is decoded. The computed STC is referenced at the input to the transcoder. A video frame is delayed by a fixed amount due the transcoding delay. This delay is the time of the original PTS/DTS of the input stream until the time of the transcoded PTS/DTS. Therefore, the original PTS and DTS must be adjusted by adding in this delay. However, instead of modifying both the PCR and the time stamps (PTS and DTS), we subtract this delay from the PCR to create the same effect.
A method in accordance with the invention for providing adjusted timing data for a plurality of respective channels that are input to a transcoder, includes the step of, for each channel, recovering timing data (PcrIn) from at least one packet thereof that is input to the transcoder at a respective input time, and determining an associated offset (PcrOffset) between the recovered timing data (PcrIn) and timing data (PcrInHwTag) of a master system time clock of the transcoder at the respective input time. Additionally, for each channel, adjusted timing data (PcrOut) is provided in at least one packet thereof that is output from the transcoder at a respective output time according to the associated offset (PcrOffset), and timing data (PcrOutHwTag) of the master system time clock at the respective output time.
Moreover, the adjusted timing data (PcrOut) is further provided in the at least one packet that is output from the transcoder according to a sum of the associated offset and an associated hardware error (PcrHwErr), less a delay (PcrSysDly) associated with the transcoder.
The associated hardware error (PcrHwErr) is associated with: (a) the master system time clock and (b) a system time clock of an encoder that encoded the particular channel, and the delay (PcrSysDly) associated with the transcoder includes a lookahead delay (lookahead_dly) and a buffer delay (buffer_dly).
A corresponding apparatus is also presented.


REFERENCES:
patent: 5623312 (1997-04-01), Yan et al.
patent: 5650860 (1997-07-01), Uz
patent: 5694170 (1997-12-01), Tiwari et al.
patent: 5701160 (1997-12-01), Kimura et al.
patent: 5719986 (1998-02-01), Kato et al.
patent: 5805220 (1998-09-01), Keesman et al.
patent: 5905732 (1999-05-01), Fimoff et al.
patent: 5917830 (1999-06-01), Chen et al.
patent: 5920572 (1999-07-01), Washington et al.
patent: 5949490 (1999-09-01), Borgwardt et al.
patent: 6002687 (1999-12-01), Magee et al.
patent: 6111896 (2000-08-01), Slattery et al.
patent: 6347119 (2002-02-01), Matsumura et al.
patent: 6356567 (2002-03-01), Anderson et al.
patent: 2001/0004366 (2001-06-01), Matsumura et al.
patent: 2001/0033619 (2001-10-01), Hanamura et al.
patent: 2002/0196850 (2002-12-01), Liu et al.
patent: 0 550 843 (1993-07-01), None
patent: 0 851 656 (1998-07-01), None
patent: WO 00/21302 (2000-04-01), None
patent: WO 0225952 (2002-03-01), None
G. Keesman, et al., “Bit-rate control for MPEG encoders,” Signal Processing: Image Communication, vol. 6, pp. 545-560, 1995.
D. Bagni, et al., “Efficient Intra-frame Encoding and improved Rate Control in H.263 compatible format,” NTG Fachberichte, pp. 767-774 XP002095679 ISSN: 0341-0196, Sep. 10, 1997.
Björk, Niklas et al., “Transcoder Architectures for Video Coding,” IEEE Transactions on Consumer Electronics, vol. 44, No. 1, Feb. 1998, pp. 88-98.
Staff of Cable Television Laboratories Inc., “Digital TV Solutions,” From

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Regeneration of program clock reference data for MPEG... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Regeneration of program clock reference data for MPEG..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Regeneration of program clock reference data for MPEG... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3261823

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.