Refresh system for digital signals

Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

358136, 375 27, H04N 737

Patent

active

048886408

ABSTRACT:
In a DPCM video digital data communication system each scan line of a video frame is refreshed with PCM data over a refresh cycle comprising a plurality of frames. Refresh generators at the transmitter and at the receiver are synchronized with an initialization signal and then run asynchronously to select scan lines for refresh. The refresh generators each employ counters for counting a selected number M, which has no factors in common with the number of scan lines of a frame, to select scan lines for refresh which have respectively different spatial positions in adjacent frames to avoid generating visible refresh artifacts. The number of frames in a refresh cycle is adaptively changed to stabilize the fill of the transmitter rate buffer.

REFERENCES:
patent: 3962535 (1976-06-01), Haskell
patent: 4133006 (1979-01-01), Iinuma
patent: 4144543 (1979-03-01), Koga
patent: 4179710 (1979-12-01), Ishiguro et al.
patent: 4202011 (1980-05-01), Koga
patent: 4232338 (1980-11-01), Netravali et al.
patent: 4278996 (1981-07-01), Netravali et al.
patent: 4369464 (1983-01-01), Temime
patent: 4420771 (1983-12-01), Pirsch
patent: 4437119 (1984-03-01), Matsumoto et al.
patent: 4558361 (1985-12-01), Catros
patent: 4573167 (1986-02-01), Hentschke et al.
patent: 4591908 (1986-05-01), Hirano
patent: 4603347 (1986-07-01), Kuroda et al.
patent: 4672441 (1987-06-01), Hoelzlwimmer et al.
patent: 4679081 (1987-07-01), Tsugane et al.
patent: 4706260 (1987-11-01), Fedele
patent: 4774496 (1988-09-01), Tomasevich
"Power Reduction Techniques in Megabit DRAM's" Katsutaka Kimura et al., IEEE Journal of Solid-State Circuits, vol. SC-21, No. 3 Jun. 1986, pp. 381-389.
Published Japanese Application 60-224710 Video Memory.
"1985 Memory Products Data Book" Jan. 1985, NEC Electronics Inc., Stock No. 600100.
"1-Mbit Virtually Static RAM" Katzutaka Nogami et al., IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Refresh system for digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Refresh system for digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh system for digital signals will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1906029

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.