Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2003-06-24
2008-09-09
Hjerpe, Richard (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S094000, C345S096000, C345S204000, C345S205000, C345S206000
Reexamination Certificate
active
07423619
ABSTRACT:
The present invention provides an array of pixels, each pixel comprising: a pixel element, a pixel refresh circuit, a first memory element and a first switch element. Each pixel element comprises a first pixel electrode for individual control of the pixel element and a second pixel electrode, the second pixel electrode linking substantially all pixel elements in the array and being connected to a common counter-electrode. The first and second pixel electrode form a first capacitor. The pixel element has a threshold voltage and a modulation voltage. The pixel refresh circuit is intended for transferring electric charge related to a pixel data value from a data input of the pixel to the first pixel electrode via a charge transfer path. The first memory element is coupled to the pixel data input for storing electric charge related to the pixel data value. The first switch element is located between the first memory element and the first pixel electrode, and is for controlling charge transfer from the first memory element through the charge transfer path to the first pixel electrode. According to the present invention, the first switch element and the first memory element co-operate to transfer charge related to the pixel data value passively along the charge transfer path to the first capacitor. According to the present invention, the array further comprises means for applying a dynamically changing voltage to the common counter-electrode, the dynamically changing voltage changing between a first driving value and a second driving value so that the pixel data value is a signal comprised between zero volts and a data voltage value, the data voltage value being not smaller than the modulation voltage and smaller than the sum of the modulation voltage and the threshold voltage of any of the pixels elements. The present invention also provides a method for refreshing pixel values of an array of pixels.
REFERENCES:
patent: 5402128 (1995-03-01), Kusumoto et al.
patent: 6304239 (2001-10-01), McKnight
patent: 7038671 (2006-05-01), Willis et al.
patent: WO 01 77747 (2001-10-01), None
patent: WO 01 95619 (2001-12-01), None
patent: WO 02 27700 (2002-04-01), None
S.C. Tan and X.W. Sun, P-1: Generic design of silicon backplane for LCoS microdisplays, SID 02 Digest, pp. 200-203.
De Smet Herbert
Van Calster André
Van Den Steen Jean
Van Doorselaer Geert
Bacon & Thomas PLLC
Gemidis N.V.
Hjerpe Richard
Shapiro Leonid
LandOfFree
Refresh pixel circuit for active matrix does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Refresh pixel circuit for active matrix, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh pixel circuit for active matrix will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992574