Refresh control for dynamic memory in multiple processor system

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1200

Patent

active

057581134

ABSTRACT:
A computer system in a fault-tolerant configuration employs three identical CPUs executing the same instruction stream, with two identical, self-checking memory modules storing duplicates of the same data. Memory references by the three CPUs are made by three separate busses connected to three separate ports of each of the two memory modules. The three CPUs are loosely synchronized, as by detecting events such as memory references and stalling any CPU ahead of others until all execute the function simultaneously; interrupts can be synchronized by ensuring that all three CPUs implement the interrupt at the same point in their instruction stream. Memory references via the separate CPU-to-memory busses are voted at the three separate ports of each of the memory modules. I/O functions are implemented using two identical I/O busses, each of which is separately coupled to only one of the memory modules. A number of I/O processors are coupled to both I/O busses.

REFERENCES:
patent: 4015246 (1977-03-01), Hopkins et al.
patent: 4099241 (1978-07-01), Ossfeldt
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4351023 (1982-09-01), Richer
patent: 4369510 (1983-01-01), Johnson et al.
patent: 4371754 (1983-02-01), De et al.
patent: 4556952 (1985-12-01), Brewer et al.
patent: 4625296 (1986-11-01), Shriver
patent: 4631701 (1986-12-01), Kappeler et al.
patent: 4773038 (1988-09-01), Hillis
patent: 4992933 (1991-02-01), Taylor

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Refresh control for dynamic memory in multiple processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Refresh control for dynamic memory in multiple processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh control for dynamic memory in multiple processor system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1975785

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.