Boots – shoes – and leggings
Patent
1990-12-17
1992-09-08
Eng, David Y.
Boots, shoes, and leggings
36424691, 3642716, G06F 1200
Patent
active
051465892
ABSTRACT:
A computer system in a fault-tolerant configuration employs three identical CPUs executing the same instruction stream, with two identical, self-checking memory modules storing duplicates of the same data. Memory references by the three CPUs are made by three separate busses connected to three separate ports of each of the two memory modules. The three CPUs are loosely synchronized, as by detecting events such as memory references and stalling any CPU ahead of others until all execute the function simultaneously; interrupts can be synchronized by ensuring that all three CPUs implement the interrupt at the same point in their instruction stream. Memory references via the separate CPU-to-memory busses are voted at the three separate ports of each of the memory modules. Each CPU has a local memory, separate from the memory modules, and this local memory is of the dynamic type so it must be periodically refreshed. The refresh cycles are interposed at the same point in the instruction stream for each of the three CPUs by counting instruction execution cycles separately in each CPU, and interrupting to do a refresh cycle when a given count is reached. Stall cycles are also counted, and when long periods of stalls occur then more than one refresh cycle is interposed to catch up to the needed refresh schedule.
REFERENCES:
patent: 3602900 (1971-08-01), Delaigue et al.
patent: 3681578 (1972-08-01), Stevens
patent: 3735356 (1973-05-01), Harold et al.
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4034347 (1977-07-01), Probert, Jr.
patent: 4187538 (1980-02-01), Douglas et al.
patent: 4224664 (1980-09-01), Trinchieri
patent: 4234920 (1980-11-01), Ness
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4257097 (1981-03-01), Moran
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4316245 (1982-02-01), Luu et al.
patent: 4321666 (1982-03-01), Tasar et al.
patent: 4330826 (1982-05-01), Whiteside et al.
patent: 4358823 (1982-11-01), McDonald
patent: 4375683 (1983-03-01), Wensley
patent: 4380046 (1983-04-01), Fung
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4392199 (1983-07-01), Schmitter et al.
patent: 4399504 (1983-08-01), Obermarck
patent: 4412218 (1983-10-01), Niitsu
patent: 4412281 (1983-10-01), Works
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4430707 (1984-02-01), Kim
patent: 4432051 (1984-02-01), Bogaert et al.
patent: 4438494 (1984-03-01), Badde
patent: 4455605 (1984-06-01), Cormier et al.
patent: 4458307 (1984-07-01), McAnlis
patent: 4493019 (1985-01-01), Kim et al.
patent: 4497059 (1985-01-01), Smith
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4570261 (1986-02-01), Maher
patent: 4577272 (1986-03-01), Ballow
patent: 4589066 (1986-05-01), Lam et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4607365 (1986-08-01), Greig et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4633394 (1986-12-01), Georgiou
patent: 4638427 (1987-01-01), Martin
patent: 4644498 (1987-02-01), Bedard
patent: 4646231 (1987-02-01), Green et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4667287 (1987-05-01), Allen et al.
patent: 4672535 (1987-06-01), Katzman et al.
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4703452 (1987-10-01), Abrant et al.
patent: 4709325 (1987-11-01), Yajima
patent: 4733353 (1988-03-01), Jaswa
patent: 4751639 (1988-06-01), Corcoran et al.
patent: 4757442 (1988-07-01), Sakata
patent: 4757505 (1988-07-01), Marrington
patent: 4763333 (1988-08-01), Byrd
patent: 4774709 (1988-09-01), Tulplue et al.
patent: 4779008 (1988-10-01), Kessels
patent: 4783731 (1988-11-01), Miyazaki et al.
patent: 4783733 (1988-11-01), Greig et al.
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4794601 (1988-12-01), Kikuchi
patent: 4799140 (1989-01-01), Dietz et al.
patent: 4800462 (1989-01-01), Zacher et al.
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 4816900 (1989-03-01), Williams
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4823256 (1989-04-01), Bishop
patent: 4827401 (1989-05-01), Hrustich et al.
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4845419 (1989-07-01), Hacker
patent: 4847837 (1989-07-01), Morales et al.
patent: 4849979 (1989-07-01), Maccianti
patent: 4853872 (1989-08-01), Shimoi
patent: 4868818 (1989-09-01), Madan et al.
patent: 4868826 (1989-09-01), Smith et al.
patent: 4868832 (1989-09-01), Marrington
patent: 4873685 (1989-10-01), Millis, Jr.
patent: 4879716 (1989-11-01), McNally
patent: 4907232 (1990-03-01), Harper
patent: 4912698 (1990-03-01), Bitzinger
patent: 4914657 (1990-04-01), Walter et al.
patent: 4933940 (1990-06-01), Walter
BiiN 60.TM. System Technical Overview.
Cohen, E. I., "Storage Hierarchies," IBM Systems Journal, 1989.
Davies, Daniel, "Synchronization and Matching in Redundant Systems", IEEE 1978.
Enslow, Philip, Editor, "Multiprocessors and Parallel Processing," Comtre Corporation, 1974 John Wiley & Sons.
Frison, Steven G., "Interactive Consistency and Its Impact on the Design of the TMR Systems," August Systems, Inc., IEEE 1982.
Hopkins, Albert L., Jr., "A Fault-Tolerant Information Processing Concept for Space Vehicles," IEEE Transactions on Computers, Nov. 1971.
Kilmer, F., "Comparison of Synchronization Techniques for Redundant Computer Sets," IBM Federal Systems Division, Mar. 22, 1974.
McCluskey, E. J., "Comparative Architecture of High-Availability Computer Systems," IEEE, Digest of Papers, COMP-CON, Spring 1977.
NCR 9800 System Technical Overview.
Smith, T. Basil, III, "Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype," IEEE 1978.
Smith, Basil T., "High Performance Fault Tolerant Real Time Computer Architecture," IEEE 1986.
Tolerant Systems, Eternity Series System Summary, Revision 2.0. Jan. 1984.
Weinstock, Charles B., "SIFT: Systems Design and Implementation," IEEE 1980.
Wensley, John H., "Fault Tolerant Systems Can Prevent Timing Problems," Computer Design, Nov. 1982.
Yoneda, Tomohiro, "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems," IEEE 1985.
Chang, "Multiple-Read Single-Write Memory and Its Applications", 1980 IEEE Transaction on Computers, vol. C-29, No. 8.
Daniel Davies and John Wakerly; "Synchronization and Matching in Redundant Systems"; IEEE Trans. on Computers; Jun. 1978; pp. 531-539.
Yoneda, Suzuoka and Tohma; "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems"; IEEE Trans. on Computers; 1985; pp. 246-251.
Stephen R. McConnel and Daniel P. Siewiorek; "Synchronization and Voting"; IEEE Trans. on Computers; Feb. 1981; pp. 161-164.
T. Basil Smith; "High Performance Fault Tolerant Real Time Computer Architecture"; IEEE Trans. on Computers; 1986; pp. 14-19.
Charles B. Weinstock; "SIFT: System Design and Implementation"; IEEE Trans. on Computers; 1980; pp. 75-77.
Steven G. Frison and John H. Wensley; "Interactive Consistency and Its Impact on the Design of RMR Systems"; IEEE Trans. on Computers; 1982; pp. 228-233.
Albert L. Hopkins, Jr.; "A Fault-Tolerant Information Processing Concept for Space Vehicles"; IEEE Trans. on Computers; Nov. 1971; pp. 1394-1403.
J. R. Sklaroff; "Redundancy Management Technique for Space Shuttle Computers"; IBM J. Res. Develop.; pp. 20-28.
F. Kilmer, L. Killingbeck and J. Viskne; "Comparison of Synchronization Techniques for Redundant Computer Sets"; IBM Federal Systems Division Electronics Systems; Mar. 22, 1974.
Philip H. Enslow, Jr.; "Multiprocessors and Parallel Processing"; Copyright 1974 by John Wiley & Sons, Inc.; pp. 28-33.
"Eternity Series System Summary"; Copyright 1984 Tolerant Systems.
"Computer System Isolates Faults"; Special Report on Minicomputer Systems-Reprint-Computer Design-Nov. 1983.
"NCR 9800 System Series-Techn
Allison John D.
Debacker Kenneth C.
Horst Robert W.
Peet, Jr. Charles E.
Eng David Y.
Smith A. C.
Tandem Computers Incorporated
LandOfFree
Refresh control for dynamic memory in multiple processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Refresh control for dynamic memory in multiple processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refresh control for dynamic memory in multiple processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-141698