Refined timing recovery circuit

Details Refined timing recovery circuit Refined timing recovery circuit

1996-01-11

1997-11-18

Tse, Young T.

Pulse or digital communications

Synchronizers

Self-synchronizing signal

375371, H04L 702

Patent

active

056895330

ABSTRACT:
Briefly, in accordance with one embodiment of the invention, a refined timing recovery circuit for retiming a recovered data signal comprises a data pulse edge detector. The recovered data signal is derived from a received data pulse. The data pulse edge detector is adapted to be coupled to an oversampling clock. The data pulse edge detector is further adapted to sense the next clock pulse edge having the closest temporal proximity after a selected received data pulse edge. In accordance with another embodiment, an integrated circuit comprises: a timing recovery system for retiming a recovered data signal derived from a received data pulse, the timing recovery system comprising a refined timing recovery circuit. The refined timing recovery circuit includes a data pulse edge detector. The data pulse edge detector is adapted to be coupled to an oversampling clock having a mutually timed series of clock pulses at a substantially predetermined frequency and is further adapted to sense the next clock pulse edge having closest temporal proximity after a selected received data pulse edge. In accordance with yet another embodiment, a method of reducing the phase quantization error of a recovered data signal derived from a received data pulse by sampling with digital clock pulses at a first substantially predetermined frequency comprising the steps of: sampling the received data pulse with digital clock pulses at a second substantially predetermined frequency so as to sense the next clock pulse edge of the digital clock pulses in closest temporal proximity after a selected edge of the received data pulse, the second substantially predetermined frequency being approximately M times the first substantially predetermined frequency; and retiming the recovered data signal substantially in accordance with the sensed next clock pulse edge.

REFERENCES:
patent: 4584693 (1986-04-01), Levy et al.
patent: 4663769 (1987-05-01), Krinock
patent: 4821295 (1989-04-01), Sanner
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 4847870 (1989-07-01), Butcher
patent: 4862482 (1989-08-01), Patchen
patent: 4912730 (1990-03-01), Erhart
patent: 5164966 (1992-11-01), Hershberger
patent: 5491713 (1996-02-01), Kwok et al.
"Smart Analog.TM." Databook, NU Horizons Electronics Corp., Columbia, Maryland, for Crystal Semiconductor Corporation, 1989, pp. 2-98, 2-99.
Exar Databook, Exar Corporation, 2222 Qume Drive, P.O. Box 49007, San Jose, CA 95161, "XR-T5684", pp. 2-58-2-59.
AT&T Microelectronics, "MOS Transmission ICs" Data Book, 1991, T7290 DS1/T1/CEPT Line Interface, pp. 3-55-3-72.
Non-Disclosure Agreement between NEC and AT&T Corp. dated Aug. 5, 1994.

Affiliated with

Also associated with

Rating

Refined timing recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Refined timing recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refined timing recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1571401