Reference voltage stabilization in CMOS sensors

Details Reference voltage stabilization in CMOS sensors Reference voltage stabilization in CMOS sensors

2001-10-12

2003-05-20

Tokar, Michael (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S164000, C341S172000, C250S208100, C250S330000

Reexamination Certificate

active

06567028

ABSTRACT:

BACKGROUND
Active pixel sensor (APS) imaging devices are described in U.S. Pat. No. 5,471,515. These imaging devices include an array of pixel cells, arranged in rows and columns, that convert light energy into electric signals. Each pixel includes a photodetector and one or more active transistors. The transistors typically provide amplification, read-out control and reset control, in addition to producing the electric signal output from the cell. Providing amplification at each pixel may help to reduce noise and distortion levels.
Main sources of image sensor noise include fixed pattern noise (FPN) or temporal noise. FPN may manifest as a stationary background pattern in the image which is caused by mismatches in device parameters. Temporal noise is the temporal variation in pixel output values under uniform illumination due to device noise. Row-wise temporal noise (RTN) may manifest as stripes of different intensity in an image produced by an object with uniform intensity. Both FPN and RTN may be caused by voltage fluctuations in the sensor.
SUMMARY
A sensor includes a pixel array with pixels arranged in rows and columns. Analog signals produced by the pixels during an exposure are passed to a read-out chain. The read-out chain includes a sample-and-hold (S/H) block and an analog-to-digital converter (ADC). A reference voltage generator provides a reference voltage to capacitors in each of the S/H units in the S/H block (one per column) during a pixel read-out operation. The reference voltage generator provides another reference voltage to capacitors in the ADC during a digitization operation.
The reference voltage generator includes a variable voltage generator, e.g., a resistor ladder with a current source and multiple switches which may be selected in different numbers to generate different voltages. The reference voltage generator also includes a sample-and-hold circuit to sample a reference voltage prior to the pixel read-out operation or the digitization operation and a buffer amplifier to drive the appropriate reference voltage to the relatively high impedance load presented by the S/H block and the variable impedance load provided by the ADC.


REFERENCES:
patent: 5668500 (1997-09-01), LeFevre
patent: 5886353 (1999-03-01), Spivey et al.
patent: 6002157 (1999-12-01), Kozuka
patent: 6037577 (2000-03-01), Tanaka et al.
patent: 6091280 (2000-07-01), Hynecek
patent: 6181269 (2001-01-01), Nishiuchi et al.
patent: 6184516 (2001-02-01), Sawada et al.
patent: 6249240 (2001-06-01), Bellaouar
patent: 6424375 (2002-07-01), Fowler
patent: 2001/0040548 (2001-11-01), Ikeda

Affiliated with

Also associated with

Rating

Reference voltage stabilization in CMOS sensors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reference voltage stabilization in CMOS sensors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reference voltage stabilization in CMOS sensors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3059305