Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2006-05-23
2006-05-23
Osorio, Ricardo (Department: 2673)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S089000, C345S690000
Reexamination Certificate
active
07050028
ABSTRACT:
A reference voltage generation circuit includes a ladder resistor circuit. First to i-th (“i” is an integer larger than or equal to 2) reference voltages are outputted from first to i-th division nodes which are formed by dividing the ladder resistor circuit by resistor elements R0to Riconnected in series. A first switching circuit is inserted between one end of the resistor element R0and a first power source line. A second switching circuit is inserted between one end of the resistor element Riand a second power sourceline. First to i-th reference voltage output switching circuits are inserted between the first to i-th division nodes and first to i-th reference voltage output nodes. The first and second switching circuits and on/off state of the first to i-th reference voltage output switching circuits are controlled by a given switching control signal.
REFERENCES:
patent: 5617091 (1997-04-01), Uda
patent: 5625387 (1997-04-01), Moon
patent: 5648791 (1997-07-01), Date et al.
patent: 5745092 (1998-04-01), Ito
patent: 5796379 (1998-08-01), Enomoto et al.
patent: 5894281 (1999-04-01), Toda
patent: 5943000 (1999-08-01), Nessi et al.
patent: 6225992 (2001-05-01), Hsu et al.
patent: 6246385 (2001-06-01), Kinoshita et al.
patent: 6256025 (2001-07-01), Imai et al.
patent: 6459399 (2002-10-01), Nozaki
patent: 6727874 (2004-04-01), Okuzono
patent: 2003/0151577 (2003-08-01), Morita
patent: 199 47 115 (2001-06-01), None
patent: 0 414 593 (1991-02-01), None
patent: 0 852 372 (1998-07-01), None
patent: 1 054 512 (2000-11-01), None
patent: 03-105313 (1991-05-01), None
patent: A 8-254684 (1996-10-01), None
patent: 09-054309 (1997-02-01), None
patent: A 11-202299 (1999-07-01), None
patent: 2000-250494 (2000-09-01), None
patent: A 2001-186040 (2001-07-01), None
patent: A 2001-282188 (2001-10-01), None
patent: A 1998-081805 (1998-11-01), None
patent: 382686 (2000-02-01), None
U.S. Appl. No. 10/354,999, filed Jan. 31, 2003, Morita.
U.S. Appl. No. 10/355,298, filed Jan. 31, 2003, Morita.
U.S. Appl. No. 10/349,091, filed Jan. 23, 2003, Morita.
Oliff & Berridg,e PLC
Osorio Ricardo
Said Mansour M.
Seiko Epson Corporation
LandOfFree
Reference voltage generation circuit, display drive circuit,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reference voltage generation circuit, display drive circuit,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reference voltage generation circuit, display drive circuit,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3591185