Reference potential generating circuit utilizing a difference in

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327538, 327331, 327513, G05F 302, G05F 110

Patent

active

054670527

ABSTRACT:
An MOS reference voltage generating circuit is provided which has a simplified circuit that eliminates the need for a feedback circuit and a large compensating capacitor, and reduces the current consumption of the device. This is achieved by utilizing a new circuit configuration which is simplified. The simplifier reference potential generating circuit comprises a first PMOS transistor having its gate and its drain connected in common to a first node and its source connected to Vcc, a second PMOS transistor having its gate and its drain connected in common to a second node and its source connected to Vcc, a resistor connected between the first node and the second node, and a first current source connected between the first node and ground. A third PMOS transistor is connected at its gate to the second node and at its source connected to Vcc, so that a current mirror is constituted of the second and third transistors. A fourth PMOS transistor is connected at its source connected to a drain of the third PMOS transistor. A gate of the fourth PMOS transistor is connected to the first node, and a drain of the fourth PMOS transistor is connected to one end of a second resistor having its other end grounded. A reference potential is generated from the one end of the second resistor and is independent of variations in the supply voltage and temperature. This simplified circuit is compatible with standard CMOS processing allowing for low cost manufacturing while obtaining improved operation and reduced circuit area.

REFERENCES:
patent: 3823332 (1974-07-01), Feryszka et al.
patent: 4049980 (1977-09-01), Maitland
patent: 4199693 (1980-04-01), Bennett
"A Tunable CMOS-DRAM Voltage Limiter with Stabilized Feedback Amplifier", by M. Horiguchi et al., 1990 Symposium on VLSI Circuits, pp. 75-76.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Reference potential generating circuit utilizing a difference in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reference potential generating circuit utilizing a difference in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reference potential generating circuit utilizing a difference in will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1223803

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.