Multiplex communications – Pathfinding or routing – Store and forward
Reexamination Certificate
2006-06-20
2006-06-20
Pezzlo, John (Department: 2662)
Multiplex communications
Pathfinding or routing
Store and forward
C370S417000, C370S395710, C711S167000
Reexamination Certificate
active
07065098
ABSTRACT:
Data which must be memory equalized across a redundant, high availability system utilizing processor-based components is structured in memory segments which form data packets for a data link between active and standby components. Direct memory access is employed to copy memory segments within the active component into a queue for the data link, which transfers memory segments without utilizing the processor within the active component while automatically verifying data integrity and acknowledging successful data transfers. The direct memory access copying of memory segments to the queue may be triggered for changed memory segments by either the processor or specialized hardware within the active component, or may be run in a continuous loop sequencing through a predefined range of memory segments. The standby component may thus be kept abreast of changes to data within memory segments, such as changes to call states or resource allocation records relating to call processing.
REFERENCES:
patent: 5058051 (1991-10-01), Brooks
patent: 5638371 (1997-06-01), Raychaudhuri et al.
patent: 5684791 (1997-11-01), Raychaudhuri et al.
patent: 5694424 (1997-12-01), Ariyavisitakul
patent: 5809086 (1998-09-01), Ariyavisitakul
patent: 5991292 (1999-11-01), Focsaneanu et al.
patent: 6188873 (2001-02-01), Wickman et al.
patent: 6243778 (2001-06-01), Fung et al.
patent: 6535512 (2003-03-01), Daniel et al.
patent: 0 441 087 (1991-08-01), None
patent: 2 030 334 (1980-04-01), None
Anderson, “Firewire System Architecture”, second edition, 1394a, PC System Architecture Series, 1999, pp. 13-16.
Amza, C., et al.; “Data Replication Strategies for Fault Tolerance and Availability on Commodity Clusters”; XP000988678; International Conference on Dependable Systems and Networks, Los Alamitos, CA IEEE Comp.; Jun. 25, 2000; pp. 459-467.
Nagar, S., et al.; “Issues in Designing and Implementing a Scalable Virtual Interface Architecture”; Parallel Processing Conference Proceedings; IEEE, 2000; XP010516421; pp. 405-412.
Denton James S.
Kulkarni Sanjay D.
Struhsaker Paul F.
LandOfFree
Redundant telecommunication system using memory equalization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundant telecommunication system using memory equalization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant telecommunication system using memory equalization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3684317