Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2007-09-04
2007-09-04
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185200
Reexamination Certificate
active
11311485
ABSTRACT:
A redundancy substitution method for memory cells within an electrically writable and erasable semiconductor memory device, includes detecting a memory cell having a tendency of a charge loss and/or a charge gain, by use of a charge loss detecting reference cell and/or a charge gain detecting reference cell. The charge loss detecting reference cell has a threshold value set between a threshold value of a read reference cell and a threshold value of a write verify reference cell that is higher than that of the read reference cell, and the charge gain detecting reference cell has a threshold value set between the threshold value of the read reference cell and a threshold value of an erase verify reference cell that is lower than that of the read reference cell. The method subjects a memory cell whose tendency of the charge loss and/or the charge gain is detected to a redundancy substitution.
REFERENCES:
patent: 6654286 (2003-11-01), Kawakami
patent: 6967867 (2005-11-01), Hamaguchi
patent: 7126850 (2006-10-01), Tatsukawa et al.
patent: 7180782 (2007-02-01), Yu et al.
patent: 9-204796 (1997-08-01), None
patent: 2004-319034 (2004-11-01), None
Iioka Osamu
Mawatari Hiroshi
Takeguchi Tetsuji
LandOfFree
Redundancy substitution method, semiconductor memory device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundancy substitution method, semiconductor memory device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundancy substitution method, semiconductor memory device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3735498