Redundancy scheme in memory

Details Redundancy scheme in memory Redundancy scheme in memory

2007-08-08

2009-12-15

Pham, Ly D (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185120, C365S189120, C365S200000

Reexamination Certificate

active

07633800

ABSTRACT:
Column redundancy is provided outside of a FLASH memory chip using a separate companion controller chip. The companion chip initially receives and stores fuse address information from the FLASH memory chip for defective memory cells in the FLASH memory. In a read mode of operation, the companion control chip detects receipt of a defective address from the FLASH memory and stores in a redundant shift register redundant data that is downloaded from the FLASH memory chip. The redundant data is used to provide correct FLASH memory data to an external user that interfaces with the companion control chip. In a program mode of operation, the companion control chip provides redundant bits that are stored in redundant columns in the FLASH memory chip. The companion control chip provides flexibility by readily providing a number of different redundancy schemes for bits, nibbles, or bytes without requiring additional logic circuits in the FLASH memory chip itself. Data is transferred between the FLASH memory chip and the companion control chip a byte at a time.

REFERENCES:
patent: 4731737 (1988-03-01), Witt et al.
patent: 5003465 (1991-03-01), Chisholm et al.
patent: 5084838 (1992-01-01), Kajimoto et al.
patent: 5764574 (1998-06-01), Nevill et al.
patent: 6567335 (2003-05-01), Norman et al.
patent: 6760255 (2004-07-01), Conley et al.
patent: 6914817 (2005-07-01), Harari
patent: 7515469 (2009-04-01), Chen et al.
Intel, Using Intel Flash Memory: Asynchronous Page Mode and Synchronous Burst Mode, Appln. Note. 793, Aug. 2004, order No. 300783-001, pp. 28.
Atmel, “64-Megabit 2.7-volt Dual-interface DataFlash”, AT45DB642D, Nov. 2005, pp. 13.
Atmel, 16-Megabit (1M×16/2M×8) 3-volt Only Flash Memory, AT49BV-LV16×4A(T), Mar. 2002, pp. 26.
Atmel, “AT91 ARM Thumb Microcontrollers”, AT91FR40162, Sep. 2005, pp. 24.
Amd, “Understanding Burst Mode Flash Memory Devices”, Appln. Note, Publn. No. 23710, Rev. A, Mar. 23, 2000, pp. 5.
Samsung, “16M×8 Bit NAND Flash Memory”, K9F2808U0C, May 6, 2005, pp. 31.
Xilinx, “Xilinx Generic Flash Memory Interface Solutions”, May 8, 2001, pp. 12.

Affiliated with

Also associated with

Rating

Redundancy scheme in memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Redundancy scheme in memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundancy scheme in memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4113269