Reduction of parasitic impedances in a phase-locked loop

Details Reduction of parasitic impedances in a phase-locked loop Reduction of parasitic impedances in a phase-locked loop

2006-12-26

2006-12-26

Moe, Aung (Department: 2618)

Telecommunications

Transmitter and receiver at same station

C455S086000, C455S076000, C327S157000

Reexamination Certificate

active

07155175

ABSTRACT:
A radio transceiver of a telecommunication system is provided, the radio transceiver including an integrated circuit comprising a phase locked loop, the phase locked loop including a voltage controlled oscillator, a detector unit, and a control unit. The spurious charge accumulated in the charge source in the control unit is conducted to the ground between two successive current pulses generated by the charge source, thus improving the stability and spectral quality of the output signal of the phase locked loop.

REFERENCES:
patent: 5598405 (1997-01-01), Hirose
patent: 5818287 (1998-10-01), Chow
patent: 5825640 (1998-10-01), Quigley et al.
patent: 6420914 (2002-07-01), Hasegawa
patent: 6642759 (2003-11-01), Hughes
patent: 6832173 (2004-12-01), Starr et al.
patent: 6856182 (2005-02-01), Moyal
patent: 6885700 (2005-04-01), Kim et al.
patent: 6960949 (2005-11-01), Suzuki
patent: 6963232 (2005-11-01), Frans et al.
patent: 6975840 (2005-12-01), Lin
patent: 2003/0224736 (2003-12-01), Lin
patent: 100 32 248 (2002-01-01), None
patent: 1 037 366 (2000-09-01), None

Affiliated with

Also associated with

Rating

Reduction of parasitic impedances in a phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduction of parasitic impedances in a phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of parasitic impedances in a phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3719449