Coded data generation or conversion – Converter compensation
Patent
1997-02-27
1999-11-16
Williams, Howard L.
Coded data generation or conversion
Converter compensation
341120, 341143, 341144, 341145, H03M 106
Patent
active
059865954
ABSTRACT:
Mismatch errors within oversampled analog to digital (ADC) and digital to analog (DAC) data converters limit the overall conversion accuracy. A circuit is provided which interchanges the analog segments within a multibit oversampled converter in a fashion to move the mismatch errors away from the overall converter's passband frequencies and towards other frequencies where they do not interfere with the signal to be converted. The circuit works by minimizing the differences in the signals which control the individual segments. Circuits may be provided for achieving first, second and higher order "shaping" of the mismatch errors. The invention also provides a circuit in which exchange of the analog elements with the DACs of multibit oversampled converters is effected using a circular queue, so moving the mismatch errors to high frequency where they do not interfere with the signal to be converted.
REFERENCES:
patent: 5406283 (1995-04-01), Leung
patent: 5642116 (1997-06-01), Gersbach
patent: 5666118 (1997-09-01), Gersbach
patent: 5684482 (1997-11-01), Galton
Keady Aidan
Lyden Colin
Kost Jason L. W.
University College Cork
Williams Howard L.
LandOfFree
Reduction of mismatch errors for multibit oversampled data conve does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduction of mismatch errors for multibit oversampled data conve, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of mismatch errors for multibit oversampled data conve will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1330024