Patent
1996-11-12
1998-12-15
Trammell, James P.
395580, 395581, 395583, G06F 945
Patent
active
058505539
ABSTRACT:
A compiler technique for reducing the number of executed branches in a code sequence. Multiple condition branch instructions in a program sequence are replaced with a single combined conditional branch instruction thereby eliminating the time-consuming execution of multiple branch instructions by a target processor.
REFERENCES:
patent: 4967351 (1990-10-01), Zmyslowski et al.
patent: 5193157 (1993-03-01), Barbour et al.
patent: 5202995 (1993-04-01), O'Brien
patent: 5596732 (1997-01-01), Hosoi
patent: 5627981 (1997-05-01), Adler et al.
patent: 5659722 (1997-08-01), Blaner et al.
patent: 5692169 (1997-11-01), Kathail et al.
patent: 5764994 (1998-06-01), Craft
patent: 5778219 (1998-07-01), Amerson et al.
Bernstein et al., Performance Evaluation of Instruction Scheduling on the IBM RISC System/16000, Proc. 25th Ann. Intl. Symp. on Microarchitecture, Dec. 1992, IEEE Comp. Soc. Press, pp. 226-235.
Kathail Vinod
Schlansker Michael S.
Chaki Kakali
Hewlett--Packard Company
Trammell James P.
LandOfFree
Reducing the number of executed branch instructions in a code se does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing the number of executed branch instructions in a code se, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing the number of executed branch instructions in a code se will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1464670