Reducing the hardware cost of a bank of multipliers by combining

Details Reducing the hardware cost of a bank of multipliers by combining Reducing the hardware cost of a bank of multipliers by combining

1998-06-10

2000-10-31

Malzahn, David H.

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

708319, G06F 752

Patent

active

061416746

ABSTRACT:
A circuit that performs the function of a bank of multipliers while reducing hardware costs includes shared term generator that generates a set of shared terms in response to an input value. The circuit further includes a set of combining circuits each of which generates a result term by combining one or more of the shared terms so that the result term equals the input value multiplied by a corresponding data value. The circuit generates the share terms once and then reuses the shared terms in differing combining circuits as needed thereby eliminating duplication of terms and associated implementation hardware.

REFERENCES:
patent: 4745570 (1988-05-01), Diedrich et al.
patent: 4799183 (1989-01-01), Nakano et al.
patent: 5646877 (1997-07-01), Mahant-Shetti et al.
patent: 5680335 (1997-10-01), Ikeyama et al.
patent: 5781462 (1998-07-01), Yamanaka et al.

Affiliated with

Also associated with

Rating

Reducing the hardware cost of a bank of multipliers by combining does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing the hardware cost of a bank of multipliers by combining, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing the hardware cost of a bank of multipliers by combining will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2064880