Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2002-01-18
2003-09-16
Tran, Michael (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185180
Reexamination Certificate
active
06621739
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to computer readable memory devices, and, more specifically, to methods for reducing noise when reading their information content.
2. Background Information
In non-volatile semiconductor memories, such as EEPROMs, the amount of data stored per memory cell has been increased in order to increase storage densities. At the same time, the operating voltages of such devices have decreased to reduce power consumption. This results in a greater number states stored in a smaller range of voltage or current values. As the voltage or current separation between data states decreases, the effects of noise become more significant in the reading of these cells. For example, variations in the threshold value acceptable in a binary storage, 5 volts EEPROM cell may no longer be acceptable in a device operating at 3 volts with four or more bits storable per cell. Some consequences of noise, and methods for dealing with it, in a nonvolatile memory are described in U.S. Pat. No. 6,044,019, which is hereby incorporated by reference.
An example of noisy behaviour is shown in
FIG. 1A
, which is adapted from U.S. Pat. No. 6,044,019. This figure shows the variation in the current flowing through a memory cell in response to a particular set of bias conditions. The current fluctuates by an amount &Dgr;I due to various noise effects in the memory cell and interfacing circuitry. If, for example, the memory circuit works by current sensing, as the separation between states approaches &Dgr;I, the noise will begin to produce erroneous read values. Although the consequences of noise can be decreased by integration sensing techniques, such as those in U.S. Pat. No. 6,044,019, or treated with error correction code (ECC) or other equivalent error management, such as is described in U.S. Pat. No. 5,418,752, which is hereby incorporated herein by this reference, memories could benefit from further methods to reduce the effects of noise on memory operation.
SUMMARY OF THE INVENTION
The present invention presents methods to further reduce the effects of noise in non-volatile memories, thereby allowing the system to store more states per storage element in circuits where noise and other transients are a significant factor. The storage elements are read multiple times by sensing a parameter indicative of their state. The results are accumulated and averaged for each storage element to reduce the effects of noise in the circuits as well as other transients that may adversely affect the quality of the read.
The methods of the present invention can be implemented through several techniques. In a first set of embodiments, a full read and transfer of the data from the storage device to the controller device is performed for each iteration, with averaging performed by the controller. In a second set of embodiments, a full read of the data for each interruption is performed, but the averaging is performed within the storage device and no transfer of data to the controller takes place until the final results are sent. A third set of embodiments perform one full read followed by a number of faster re-reads by exploiting the already established state information to avoid a full read, with some intelligent algorithm to guide the state at which the storage element is sensed. This technique may be used as the normal mode of operation, or invoked upon exception condition, depending on the system characteristics.
A similar form of signal averaging may be employed during the verify phase of programming. An exemplary embodiment of this technique would use a peak-detection scheme. In this scenario, several verify checks are performed at the target state prior to deciding if the storage element has reached the final state. If some predetermined portion of the verifies fail, the storage element receives additional programming.
REFERENCES:
patent: 4630086 (1986-12-01), Sato et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5172338 (1997-07-01), Mehrotra et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5892706 (1999-04-01), Shimizu et al.
patent: 6044019 (2000-03-01), Cernea et al.
patent: 6103573 (2000-08-01), Harari et al.
patent: 6148262 (2000-11-01), Fry
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6246933 (2001-06-01), Bague
Pohm, A. V., et al. “The Design of A One Megabit Non-Volatile M-R Memory Chip Using 1.5 *5 mu m Cells,”IEEE Transactions on Magnetics, vol. 24, No. 6, Nov. 1988, pp. 3117 to 3119.
Gonzalez Carlos J.
Guterman Daniel C.
Parsons Hsue & de Runtz LLP
SanDisk Corporation
Tran Michael
LandOfFree
Reducing the effects of noise in non-volatile memories... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing the effects of noise in non-volatile memories..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing the effects of noise in non-volatile memories... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3035373