Reducing programming voltage differential nonlinearity in...

Details Reducing programming voltage differential nonlinearity in... Reducing programming voltage differential nonlinearity in...

2007-09-26

2009-08-18

Dinh, Son (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185180

Reexamination Certificate

active

07577034

ABSTRACT:
A corrective action is taken to adjust for nonlinearities in a program voltage which is applied to a selected word line in a memory device. The nonlinearities result in a non-uniform program voltage step size which can cause over programming or slow programming. A digital to analog converter (DAC) which provides the program voltages can have a nonlinear output, such as when certain code words are input to the DAC. The memory device can be tested beforehand to determine where the nonlinearities occur, and configured to take corrective action when the corresponding code words are input. For example, the DAC may have a nonlinear output when a rollover code word is input, e.g., a when a string of least significant bits in successive code words change from 1's to 0's. The corrective action can include repeating a prior program pulse or adjusting a duration of a program pulse.

REFERENCES:
patent: 5386422 (1995-01-01), Endoh et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5774397 (1998-06-01), Endoh et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6301151 (2001-10-01), Engh et al.
patent: 6304487 (2001-10-01), Pawletko et al.
patent: 6307490 (2001-10-01), Litfin et al.
patent: 6327183 (2001-12-01), Pawletko et al.
patent: 6343033 (2002-01-01), Parker
patent: 6433714 (2002-08-01), Clapp et al.
patent: 6456528 (2002-09-01), Chen
patent: 6522580 (2003-02-01), Chen et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6937521 (2005-08-01), Avni et al.
patent: 7009887 (2006-03-01), Hsia et al.
patent: 7023736 (2006-04-01), Cernea et al.
patent: 7046568 (2006-05-01), Cernea
patent: 7054193 (2006-05-01), Wong
patent: 7085341 (2006-08-01), Wells
patent: 7173859 (2007-02-01), Hemink
patent: 7196931 (2007-03-01), Cernea et al.
patent: 7254071 (2007-08-01), Tu et al.
patent: 7355892 (2008-04-01), Hemink
patent: 2004/0255090 (2004-12-01), Guterman et al.
patent: 2005/0024939 (2005-02-01), Chen et al.
patent: 2006/0126390 (2006-06-01), Gorobets et al.
patent: 2006/0140007 (2006-06-01), Cernea et al.
patent: 2006/0158947 (2006-07-01), Chan et al.
patent: 2006/0221692 (2006-10-01), Chen
patent: 2007/0159891 (2007-07-01), Tu et al.
patent: 2008/0002468 (2008-01-01), Hemink
Geiger, Allen and Strader, “VLSI Design Techniques for Analog and Digital Circuits,” Chapter 8, Analog Systems 1990.

Affiliated with

Also associated with

Rating

Reducing programming voltage differential nonlinearity in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing programming voltage differential nonlinearity in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing programming voltage differential nonlinearity in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4086736