Reducing DSP schedule bottlenecks in edge through premature...

Details Reducing DSP schedule bottlenecks in edge through premature... Reducing DSP schedule bottlenecks in edge through premature...

2007-08-07

2007-08-07

Urban, Edward F. (Department: 2618)

Telecommunications

Receiver or analog modulated signal frequency converter

With particular receiver circuit

C455S067110, C455S452200

Reexamination Certificate

active

10969109

ABSTRACT:
In one embodiment, a method is provided of communicating in a wireless communication system. The method comprises (a) setting a decrement burst variable to be equal to a predetermined number representing a number of bursts of data from which to prematurely decode a USF codeword, (b) receiving a received burst of data comprising USF related data related to a portion of a USF codeword, (c) extracting said USF related data from said equalized received burst of data, (d) determining if a burst number variable is equal to said decrement burst variable, (e) incrementing said burst number variable and repeating (b) through (d) if said burst number variable is not equal to said decrement burst variable, and (f) decoding said USF codeword if said burst number variable is equal to said decrement burst variable.

REFERENCES:
patent: 7203461 (2007-04-01), Chang et al.
patent: 2002/0142728 (2002-10-01), Paul et al.
patent: 2004/0253958 (2004-12-01), Chang et al.
patent: 2006/0264180 (2006-11-01), Qiu

Affiliated with

Also associated with

Rating

Reducing DSP schedule bottlenecks in edge through premature... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing DSP schedule bottlenecks in edge through premature..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing DSP schedule bottlenecks in edge through premature... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3854659