Multiplex communications – Channel assignment techniques – Details of circuit or interface for connecting user to the...
Reexamination Certificate
2006-05-09
2006-05-09
Pham, Chi (Department: 2663)
Multiplex communications
Channel assignment techniques
Details of circuit or interface for connecting user to the...
C370S469000
Reexamination Certificate
active
07042898
ABSTRACT:
A first partial checksum for the header portion of a TCP header is generated on an intelligent network interface card (INIC) before all the data of the data payload of the TCP message has been transferred to the INIC. A pseudopacket with the first partial checksum and the data is assembled in DRAM on the INIC as the data arrives onto the INIC. When the last portion of the data of the data payload is received onto the INIC, a second partial checksum for the data payload is generated. The pseudopacket is read out of DRAM for transfer to a network. While the pseudopacket is being transferred, the second partial header is combined with the first partial header and the resulting final checksum is inserted into the pseudopacket so that a complete TCP packet with a correct checksum is output from the INIC to the network.
REFERENCES:
patent: 4336538 (1982-06-01), Radford
patent: 4991133 (1991-02-01), Davis et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5058110 (1991-10-01), Beach et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5280477 (1994-01-01), Trapp
patent: 5289580 (1994-02-01), Latif et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5448566 (1995-09-01), Richter et al.
patent: 5485579 (1996-01-01), Hitz et al.
patent: 5506966 (1996-04-01), Ban
patent: 5511169 (1996-04-01), Suda
patent: 5517668 (1996-05-01), Szwerinski et al.
patent: 5541920 (1996-07-01), Angle et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5598410 (1997-01-01), Stone
patent: 5629933 (1997-05-01), Delp et al.
patent: 5634099 (1997-05-01), Andrews et al.
patent: 5634127 (1997-05-01), Cloud et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5664114 (1997-09-01), Krech, Jr. et al.
patent: 5671355 (1997-09-01), Collins
patent: 5678060 (1997-10-01), Yokoyama et al.
patent: 5692130 (1997-11-01), Shobu et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5749095 (1998-05-01), Hagersten
patent: 5751715 (1998-05-01), Chan et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5758084 (1998-05-01), Silverstein et al.
patent: 5758089 (1998-05-01), Gentry et al.
patent: 5758186 (1998-05-01), Hamilton et al.
patent: 5758194 (1998-05-01), Kuzma
patent: 5771349 (1998-06-01), Picazo, Jr. et al.
patent: 5790804 (1998-08-01), Osborne
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5802580 (1998-09-01), McAlpine
patent: 5809328 (1998-09-01), Nogales et al.
patent: 5812775 (1998-09-01), Seeters et al.
patent: 5815646 (1998-09-01), Purcell et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5931918 (1999-08-01), Row et al.
patent: 5935205 (1999-08-01), Murayama et al.
patent: 5937169 (1999-08-01), Connery et al.
patent: 5941969 (1999-08-01), Ram et al.
patent: 5941972 (1999-08-01), Hoese et al.
patent: 5950203 (1999-09-01), Stakuis et al.
patent: 5991299 (1999-11-01), Radogna et al.
patent: 5996024 (1999-11-01), Blumenau
patent: 6005849 (1999-12-01), Roach et al.
patent: 6009478 (1999-12-01), Panner et al.
patent: 6016513 (2000-01-01), Lowe
patent: 6021446 (2000-02-01), Gentry, Jr.
patent: 6026452 (2000-02-01), Pitts
patent: 6034963 (2000-03-01), Minami et al.
patent: 6044438 (2000-03-01), Olnowich
patent: 6047356 (2000-04-01), Anderson et al.
patent: 6057863 (2000-05-01), Olarig
patent: 6061368 (2000-05-01), Hitzelberger
patent: 6065096 (2000-05-01), Day et al.
patent: 6141705 (2000-10-01), Anand et al.
patent: 6173333 (2001-01-01), Jolitz et al.
patent: 6226680 (2001-05-01), Boucher et al.
patent: 6246683 (2001-06-01), Connery et al.
patent: 6247060 (2001-06-01), Boucher et al.
patent: 6345301 (2002-02-01), Burns et al.
patent: 6356951 (2002-03-01), Gentry, Jr.
patent: 6389468 (2002-05-01), Muller et al.
patent: 6427169 (2002-07-01), Elzur
patent: 6434651 (2002-08-01), Gentry, Jr.
patent: 6449656 (2002-09-01), Elzur et al.
patent: 6453360 (2002-09-01), Muller et al.
patent: 2001/0004354 (2001-06-01), Jolitz
patent: 2001/0025315 (2001-09-01), Jolitz
patent: WO98/19412 (1998-05-01), None
patent: WO98/50852 (1998-11-01), None
patent: WO99/04343 (1999-01-01), None
patent: WO 99/65219 (1999-06-01), None
patent: WO 00/13091 (2000-03-01), None
patent: WO 01/04770 (2000-07-01), None
patent: WO 01/05107 (2000-07-01), None
patent: WO 01/05116 (2000-07-01), None
patent: WO 01/05123 (2000-07-01), None
patent: WO 01/40960 (2001-07-01), None
Ross et al. “FX1000: A High Performance Single Chip Gigabit Ethernet NIC”. IEEE Feb. 23-26, 1997. pp. 218-223.
U.S. Appl. No. 08/964,304, Napolitano, et al.
Article by D. Hitz, et al., “File System Design For An NFS File Server Appliance”, 13 pages, 1996.
Adaptec Press Release, “Adaptec Announces EtherStorage Technology”, 2 pages, May 4, 2000, printed Jun. 14, 2000.
Adaptec article, “EtherStorage Frequently Asked Questions,” 5 pages, printed Jul. 19, 2000.
Adaptec article, “EtherStorage White Paper,” 7 pages, printed Jul. 19, 2000.
CIBC World Markets article by J. Berlino et al., “Computers; Storage”, 9 pages, dated Aug. 7, 2000.
Merrill Lynch article by S. Milunovich, “Storage Futures”, 22 pages, dated May 10, 2000.
Article by S. Taylor entitled “Montreal start-up battles data storage bottleneck,” dated Mar. 7, 2000.
Internet-draft of J. Satran, et al., “SCSI/TCP (SCSI over TCP)”, 38 pages, dated Feb. 2000.
Internet pages entitled: Comparison of Novell Netware and TCP/IP Protocol Architectures, by Janique S. Carbone, 19 pages, Jul. 16, 1995, downloaded and printed Apr. 10, 1998.
Internet web pages from “Adaptec.com” website directed to the Adaptec, AEA-7110C iSCSI Host Bus Adapter and about Adaptec's IP storage activities, 11 pages, downloaded and printed Oct. 1, 2001.
Internet web pages from “iSCSIhba.com” website directed to JNI iSCSI HBAs including the “FCE-3210/6410”, 10 pages, downloaded and printed Oct. 1, 2001.
Internet web pages from the “iSCSI Storage.com” website that mention an Emulex HBA, 2 pages, downloaded and printed Oct. 1, 2001.
Internet web pages from the “iSCSIhba.com” website that mention QLogic HBAs including the “SANblade 2300 Series”, 8 pages, downloaded and printed Oct. 1, 2001.
“Two-Way TCP Traffic over Rate Controlled Channels: Effects and Analysis”, IEEE Transactions on Networking, vol. 6, No. 6, pp. 729-743 (Dec. 1998).
Andrew S. Tanenbaum, Computer Networks, Third Edition, 1996, ISBN 0-13-349945-6. (entire book).
Jato Technologies Internet pages entitled: Network Accelerator Chip Architecture (twelve-slide presentation), 13 pages, printed Aug. 19, 1998.
EETIMES article entitled: Enterprise system uses flexible spec, by Christopher Harrer and Pauline Shulman, dated Aug. 10, 1998, Issue 1020. 3 pages, printed Nov. 25, 1998.
Internet pages entitled: iReady About Us and iReady Products. 5 pages, printed Nov. 25, 1998.
Internet pages entitled: Smart Ethernet Network Interface Card (which Berend Ozceri is developing). 2 pages, printed Nov. 25, 1998.
Internet pages entitled : Hardware Assisted Protocol Processing (which Eugene Feinberg is working on). 1 page, printed Nov. 25, 1998.
Internet pages of XaQti Corporation entitled: Giga POWER Protocol Processor Product Preview. 4 pages, printed Nov. 25, 1998.
“Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based on iReady Design,” Press Release Oct. 14, 1998. 3 pages, (printed Nov. 28, 1998).
Internet pages from website http://www.ireadyco.com/about.html, 3 pages, downloaded Nov. 2, 1998.
U.S. Appl. No. 60/053,240, by Jolitz et al. filed Jul. 18, 1997.
Zilog Product Brief entitled “Z85C3
Blightman Stephen E. J.
Boucher Laurence B.
Craft Peter K.
Higgen David A.
Philbrick Clive M.
Alacritech, Inc.
Ferris Derrick W
Lauer Mark
Pham Chi
Silicon Edge Law Group LLP
LandOfFree
Reducing delays associated with inserting a checksum into a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing delays associated with inserting a checksum into a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing delays associated with inserting a checksum into a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3642772