Reduced terminal testing system

Details Reduced terminal testing system Reduced terminal testing system

1997-10-10

1999-11-02

Picardat, Kevin M.

Semiconductor device manufacturing: process

With measuring or testing

438 17, H01L 2166

Patent

active

059768991

ABSTRACT:
A semiconductor wafer having dice that include circuitry that is placed into a mode when the circuitry receives an alternating signal having certain characteristics. The alternating signal may be supplied from a system controller through a probe, probe pad, and conductive path on the wafer. In a preferred embodiment, the conductive path simultaneously carries a VCC power signal and the alternating signal to the circuitry. However, the alternating signal may be carried on a conductive path different from the one carrying the VCC signal. A great deal of information may be conveyed through the alternating signal, making other signals unnecessary in controlling, testing, stressing, and repairing dice on the wafer. For example, clocking information may be conveyed through the alternating signal. The circuitry may be placed in different modes in response to different characteristics of the alternating signal. The alternating signal and a VCC power signal are received through a single contact on each die. A wafer mode controlling system includes a system controller to control application of the alternating signals and other signals to the dice on the wafer. The semiconductor wafer mode controlling system may also control a probe positioning controller including an array of probes that selectively brings the probes into contact with the probe pads, whereby the alternating signal having the certain characteristics is transmitted from the probe to the circuitry through the probe pad and conductive path and the circuitry of each of the dice is placed into the mode.

REFERENCES:
patent: 3963985 (1976-06-01), Geldermans
patent: 4038599 (1977-07-01), Bove et al.
patent: 4434401 (1984-02-01), York
patent: 4899107 (1990-02-01), Corbett et al.
patent: 4968931 (1990-11-01), Littlebury et al.
patent: 5010296 (1991-04-01), Okada et al.
patent: 5034685 (1991-07-01), Leedy
patent: 5034688 (1991-07-01), Moulene et al.
patent: 5070297 (1991-12-01), Kwon et al.
patent: 5123850 (1992-06-01), Elder et al.
patent: 5198752 (1993-03-01), Miyata et al.
patent: 5198753 (1993-03-01), Hamburgen
patent: 5210485 (1993-05-01), Kreiger et al.
patent: 5266894 (1993-11-01), Takagi et al.
patent: 5286656 (1994-02-01), Keown et al.
patent: 5302891 (1994-04-01), Wood et al.
patent: 5325052 (1994-06-01), Yamashita
patent: 5339273 (1994-08-01), Taguchi
patent: 5342807 (1994-08-01), Kinsman et al.
patent: 5389556 (1995-02-01), Rostoker et al.
patent: 5410261 (1995-04-01), Hashinaga
patent: 5436559 (1995-07-01), Takagi et al.
patent: 5446695 (1995-08-01), Douse et al.
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5457401 (1995-10-01), Hashinaga
patent: 5483175 (1996-01-01), Ahmad et al.
patent: 5504369 (1996-04-01), Dasse et al.
patent: 5548884 (1996-08-01), Kim
patent: 5859442 (1999-01-01), Manning

Affiliated with

Also associated with

Rating

Reduced terminal testing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced terminal testing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced terminal testing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2134024