Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By amplitude
Patent
1996-01-16
1997-08-05
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By amplitude
327 77, 327199, 327211, 327214, 327215, H03F 345
Patent
active
056546530
ABSTRACT:
An I/O bus interface cell includes a driver circuit having an input terminal fed by a logic signal and an output terminal to produce in response thereto a drive signal having selectable rise and fall time characteristics in accordance with a reference voltage provided to the driver. The I/O cell also includes a receiver circuit having an input terminal coupled to said output terminal of said driver with the receiver disposed to latch an unresolved, unamplified received signal prior to resolving the state of the signal. The I/O cell further includes a termination circuit having a terminal connected to the output of said driver, and having a selectable impedance characteristic at said terminal, with said selectable impedance being in accordance with a reference voltage provided to an input of said termination circuit. Preferably, the I/O cell the driver, receiver and termination circuits are fabricated on a common semiconductor substrate.
REFERENCES:
patent: 3786281 (1974-01-01), Koike et al.
patent: 4561702 (1985-12-01), McAdams
patent: 4893034 (1990-01-01), Tamarce
patent: 4920339 (1990-04-01), Friend et al.
patent: 5029284 (1991-07-01), Feldbaumer et al.
patent: 5111078 (1992-05-01), Miyamoto et al.
patent: 5117124 (1992-05-01), Dicke
patent: 5140179 (1992-08-01), Tanako
patent: 5173621 (1992-12-01), Fraser et al.
patent: 5248905 (1993-09-01), Kuo
Coyle Joseph P.
Gist William B.
Callahan Timothy P.
Digital Equipment Corporation
Fisher Arthur W.
Le Dinh T.
Maloney Denis G.
LandOfFree
Reduced system bus receiver setup time by latching unamplified b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced system bus receiver setup time by latching unamplified b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced system bus receiver setup time by latching unamplified b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1077495