Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1982-07-01
1985-09-10
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307467, 307455, 307299A, 307310, H03K 1908, H03K 3286
Patent
active
045409005
ABSTRACT:
A latch circuit utilizes a series-gated, emitter coupled logic structure including a current source providing a gate current substantially proportional to temperature for developing an output signal swing substantially proportional to temperature, thereby allowing the output signal swing to have a reduced magnitude at nominal temperatures. The load across which the output signal is developed includes a resistor coupled in series with a semiconductor P-N junction. Emitter areas of emitter-coupled transistor pairs within the latch circuit are mismatched for creating an offset tending to compensate changes in the voltage across the semiconductor junction within the load resulting from the switching action of the latch circuit. A bias circuit maintains the switching threshold reference voltage substantially intermediate the output signal swing. The semiconductor junction within the load of the latch circuit may correspond with the base-emitter junction of a transistor, and an additional load resistor may be coupled to the collector thereof for providing a second output signal swing of increased magnitude isolated from the feedback path of the latch circuit. In an alternate embodiment, the semiconductor junction within the load is eliminated, and a follower transistor is inserted within the feedback path of the latch circuit for level-shifting the output signal voltage developed across the load resistor and providing a low impedance source thereof.
REFERENCES:
patent: 3917959 (1975-11-01), Swiatowiec et al.
patent: 4041326 (1977-08-01), Robinson
patent: 4145623 (1979-03-01), Doucette
patent: 4167727 (1979-09-01), Anderson et al.
patent: 4276488 (1981-06-01), Benedict et al.
patent: 4359647 (1982-11-01), Trinkl
patent: 4385370 (1983-05-01), Isogai
patent: 4408134 (1983-10-01), Allen
patent: 4435654 (1984-03-01), Koide
"Emitter Function Logic--Logic Family for LSI", by Skokan, IEEE Journal of Solid State Circuits, vol. SC-8, No. 5, Oct. 1973, pp. 356-361.
"High Speed Current Mode Logic for LSI", by Cooperman, IEEE Transactions on Circuits and Systems, vol. CAS/27, No. 7, Jul. 1980, pp. 626-635.
Early Adrian B.
Lillis William J.
Burr-Brown Corporation
Callahan Timothy P.
Miller Stanley D.
LandOfFree
Reduced swing latch circuit utilizing gate current proportional does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced swing latch circuit utilizing gate current proportional , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced swing latch circuit utilizing gate current proportional will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1430688