Reduced signal level support for memory devices

Details Reduced signal level support for memory devices Reduced signal level support for memory devices

2007-06-28

2010-06-01

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S189070

Reexamination Certificate

active

07729168

ABSTRACT:
Embodiments of the invention are generally directed to systems, methods, and apparatuses for reduced signal level support for memory devices. In some embodiments, a host includes one or more additional electrical contacts to provide a controllable voltage reference to a memory device. The host may also include driver circuitry to provide a driver signal to the memory device. In some embodiments, the driver signal is substantially symmetrical around the controllable voltage reference.

REFERENCES:
patent: 5132555 (1992-07-01), Takahashi
patent: 7057397 (2006-06-01), Davidson et al.
patent: 7071728 (2006-07-01), Chandler et al.
patent: 7095245 (2006-08-01), Zumkehr et al.
patent: 2003/0043641 (2003-03-01), Mazumder et al.
patent: 2004/0268161 (2004-12-01), Ross
patent: 2005/0262323 (2005-11-01), Woo
patent: 2006/0083079 (2006-04-01), Hwang et al.
patent: 2006/0126405 (2006-06-01), Jung
patent: 2008/0175054 (2008-07-01), Hancock et al.
“First Office Action”, European Application No. 08250932.4, Mailed Feb. 13, 2009, 1 page.
“Search Report”, European Application No. 08250932.4, Search Report Issued Oct. 20, 2008, 6 pages.

Affiliated with

Also associated with

Rating

Reduced signal level support for memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced signal level support for memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced signal level support for memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4214692