Reduced power consumption for a graphics accelerator and...

Details Reduced power consumption for a graphics accelerator and... Reduced power consumption for a graphics accelerator and...

2008-06-17

2008-06-17

Shalwala, Bipin (Department: 2629)

Computer graphics processing and selective visual display system

Display driving control circuitry

Display power source

C345S098000, C345S204000

Reexamination Certificate

active

07388579

ABSTRACT:
The preferred embodiments of the present invention provide a system and method for reducing the battery power required by a handheld device (300) that incorporates a graphical display (301). Graphical display (301), display drivers (307), LCD controller (403) and a memory (405) are optimized such that several pixels of information may be clocked simultaneously when the device is operating in a partial display mode. The optimized circuitry reduces the required refresh clock frequency (411) and thus the current drain on a device battery (319) thereby improving device operation time.

REFERENCES:
patent: 5502837 (1996-03-01), Hoffert
patent: 5524249 (1996-06-01), Suboh
patent: 5796391 (1998-08-01), Chiu et al.
patent: 5867140 (1999-02-01), Rader
patent: 6320564 (2001-11-01), Kasai et al.
patent: 6429840 (2002-08-01), Sekiguchi
patent: 6476800 (2002-11-01), Millman et al.
patent: 6734866 (2004-05-01), Dotson
patent: 2002/0111200 (2002-08-01), Nikawa et al.
patent: 2002/0190941 (2002-12-01), Naiki

Affiliated with

Also associated with

Rating

Reduced power consumption for a graphics accelerator and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced power consumption for a graphics accelerator and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced power consumption for a graphics accelerator and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2805178