Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2002-06-12
2004-07-13
Jeanglaude, Jean Bruner (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S167000, C341S166000, C341S161000
Reexamination Certificate
active
06762706
ABSTRACT:
FIELD OF THE DISCLOSURE
This invention relates generally to analog-to-digital converters, and more particularly to reduced power analog-to-digital converters.
BACKGROUND
The accuracy of an analog-to-digital (A/D) converter is dependant in part on the accuracy of op-amps used in its construction. This is particularly true in cyclic A/D converters, because they use the same op-amp throughout the entire analog-to-digital conversion process. In order to ensure the required level of accuracy from the A/D converter, conventional cyclical A/D converters are designed to maintain the op-amp at the highest level of accuracy, usually better than one least- significant bit (LSB), during the entire analog-to-digital conversion process.
In general, when an op-amp is operated to achieve a high level of accuracy, a relatively large amount of power is consumed. Conversely, when relatively low accuracy is required of an op-amp, a lower amount of power is required. As a result, although operating the op-amp in an A/D converter at a high level of accuracy results in an accurate output from the A/D converter, the accuracy comes at the cost of high power consumption. This high power consumption can be problematic when A/D converters are used in limited-power applications, such as wireless phones and other portable devices. At the very least, a reduction in the power needed to operate the op-amp of an A/D converter could make more power available for use by other circuitry.
What is needed, therefore, is a way to decrease the amount of power used by an op-amp of an A/D converter, without sacrificing the overall accuracy of the A/D converter.
REFERENCES:
patent: 4746900 (1988-05-01), Shibuya et al.
patent: 5059977 (1991-10-01), Herman et al.
patent: 5612698 (1997-03-01), Reay
patent: 5640163 (1997-06-01), Nauta et al.
patent: 5719578 (1998-02-01), Bohme
patent: 5815104 (1998-09-01), Jackson et al.
patent: 6061010 (2000-05-01), Adams et al.
patent: 6150967 (2000-11-01), Nakamura
patent: 6211583 (2001-04-01), Humphreys
patent: 6243034 (2001-06-01), Regier
patent: 6545623 (2003-04-01), Yu
Ping Wai Li et al., “A Ratio-Independent Algorithmic Analog-to-Digital Conversion Technique,” IEEE Journal of Solid-State Circuits, vol. SC-19, No. 6, Dec. 1984, pp. 828-836.
Cheng-Chung Shih and Paul R. Gray, “Reference Refreshing Cyclic Analog-to-Digital and Digital-to-Analog Converters,” IEEE Journal of Solid-State Circuits, vol. SC-21, No. 4, Aug. 1986, pp. 544-554.
Joseph M. Ingino and Bruce A. Wooley, “A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converter,” IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998, pp. 1920-1931.
Gian Hoogzaad and Raf Roovers, “A 65-mW, 10-bit, 40-Msample/s BiCMOS Nyquist ADC In 0.8 mm2,” IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1796-1802.
Bernard Ginetti et al., “A CMOS 13-b Cyclic RSD A/D Converter,” IEEE Journal of Solid-State Circuits, vol. 27, No. 7, Jul. 1992, pp. 957-965.
Stephen H. Lewis et al., “A 10-b 20-Msample/s Analog-to-Digital Converter,” IEEE Journal of Solid-State Circuits, vol. 27, No. 3, Mar. 1992, pp.351-358.
Doug Garrity and Pat Rakers, “A 10 bit, 2Ms/s, 15mW BiCMOS Cyclic RSD A/D Converter,” Motorola Semiconductor Products Sector White Paper, 4 pp. (No date).
Fong Edison
Ho Richard M.
Freescale Semiconductor Inc.
Jeanglaude Jean Bruner
Toler Larson & Abel, LLP
LandOfFree
Reduced power analog-to-digital converter and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced power analog-to-digital converter and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced power analog-to-digital converter and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3235309