Reduced pin-count 10Base-T MAC to transceiver interface

Details Reduced pin-count 10Base-T MAC to transceiver interface Reduced pin-count 10Base-T MAC to transceiver interface

1999-06-24

2003-10-07

Nguyen, Steven (Department: 2665)

Multiplex communications

Channel assignment techniques

Carrier sense multiple access

C370S469000, C370S503000

Reexamination Certificate

active

06631138

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to network computing. More specifically, the present invention relates to methods and apparatuses for connecting a system chip to a 10 Base-T transceiver, and in particular, to a reduced pin-count 10 Base-T MAC to transceiver interface.
In computer network systems there is typically a natural division between chips handling the physical layer, which is responsible for transmitting data on the network, and the system chips, which perform logical operations with data transmitted on the network. Ethernet hubs, routers and switches are composed of multiple ports, and may be generically referred to as multi-port Ethernet devices. Each port is composed of a system chip, which includes a media access controller (“MAC”) layer, and a physical (“PHY”) layer. Modem multi-port Ethernet devices typically integrate multiple MACs into one system chip (MAC chip) as well as multiple PHYs into another chip (PHY chip).
FIG. 1
shows in simplified block form a multi-port 10 Base-T Ethernet device
100
with a system chip
102
connected to a network Ethernet cable
104
through a PHY chip
106
, also referred to as a transceiver. The system chip
102
includes four MACs
108
which are designed to interface with PHYs on the PHY chip
106
to connect the system chip
102
to the network
104
. The de facto industry standard for connecting a system chip's MACs, to a 10 Base-T Ethernet transceiver's PHYs, is a “seven-wire interface”
110
.
In such a “seven-wire interface,” each wire is dedicated to transmitting a particular type of data signal. In actual fact, a “seven-wire interface” may include more than seven wires connecting MAC and PHY chips. For example, in one common implementation, the “seven-wire interface” comprises nine wires. The seven principal wires carry signals for the following functions: transmit clock, transmit enable, transmit data, receive data valid, receive data, collision, and receive clock. In addition, in the nine-wire implementation, theme are wires dedicated to carrying a jabber signal, and a linktestpass signal.
The transmit clock signal is provided to clock the data sent from the MAC to the PHY. The transmit enable signal is high or low depending on whether data is being sent from the MAC to the PHY. The transmit data signal provides the actual data sent from the MAC to the PHY.
The receive clock signal is provided to clock the data sent from the PHY to the MAC. The receive data valid signal (also referred to as a receive enable signal) is high or low depending on whether receive data is being sent from the PHY to the MAC. The receive data signal provides the actual data sent from the PHY to the MAC. The collision signal is sent from the PHY to the MAC, and is high or low depending on whether a collision has taken place on the network (i.e., more than one station is transmitting at the same time).
The jabber signal is intended to address the “jabber” error which occurs in some network systems, particularly early ones, when a node on the network becomes stuck on transmit, with the result that no other node can get on the network. The purpose of the jabber signal is shut down the physical layer interface (PHY), effectively resetting the network, and allowing other nodes to access the network. The linktestpass signal indicates that a unit is on the network; that is, a PHY's signal to a MAC that it is connected to the network.
Each wire in a conventional MAC to PHY interface has associated with it a pin on each of the MAC and the PHY chips. Therefore, in the conventional nine-wire implementation of a seven-wire interface, each port on multi-port 10 Base-t Ethernet device has nine pins on each of the MAC and PHY chips with which it is associated. In order to reduce manufacturing costs, it would be useful to reduce the number of pins associated with each port on a multi-port 10 Base-T Ethernet device as much as possible.
Other attempts to address this problem have adapted the conventional seven-wire interface of a multi-port 10 Base-T Ethernet device using time-division multiplexing (TDM). TDM involves the transmission of several signals over a given wire at discrete time intervals. This approach works by synchronizing the transmission and sampling of the signals on the wire. In a conventional MAC to PHY interface, signals are transmitted at a frequency of about 10 MHz. By increasing the frequency of transmission by for example, four times, four times the information may be transmitted over the wires of a conventional seven-wire interface at 40 MHz than was possible at 10 MHz in the same period of time.
This TDM approach may reduce the number of pins
202
associated with a given port on a multi-port 10 Base-T Ethernet device by ganging the signals required for proper functioning of a plurality of ports onto the nine wires of a conventional seven-wire interface. Using the example noted previously of increasing the transmission frequency four times to 40 MHz, this TDM system may be optimized by ganging signals from multiples of four ports. For example, the 36 signals required for four ports may be ganged onto the nine wires of a conventional seven-wire interface, each wire carrying four signals at 40 MHz in the same amount of time that required 36 wires in the conventional 10 MHz seven-wire interface.
However, while this approach may reduce the number of pins associated with each port on a multi-port 10 Base-T Ethernet device, it has the disadvantage that each wire in the seven-wire interface retains its previous definition; that is, according to this approach, a dedicated transmit data wire may now carry transmit data information for four ports, but will not carry any other type of information (e.g., transmit enable). Therefore, if the signal on any wire is lost all four ports are affected. Moreover, the addition of any further polls requires a complete additional seven-wire interface.
Accordingly, improved MAC to PHY interfaces which allow for a reduction of the number of pins associated with each port on a multi-port 10 Base-T Ethernet device, and increased flexibility, efficiency and reliability, would be desirable.
SUMMARY OF THE INVENTION
The present invention addresses this problem by providing a 10 Base-T MAC to PHY interface requiring only two wires (pins) per port, with two additional global wires: a clock wire (pin), and a synchronization wire (pin). This reduction in the number of pins associated with each port is achieved by time-division multiplexing wherein each time-division multiplexed wire combines a plurality of definitions from the conventional seven-wire interface. As a result, each port has its own pair of associated time-division multiplexed wires (pins) and the addition of each port simply requires two additional wires. According to a preferred embodiment of the present invention, information normally transferred on nine wires in a conventional seven-wire interface at 10 MHz is time-division multiplexed onto two wires (corresponding to two pins) that transfer data at 40 MHz, four times the speed of conventional interfaces. Importantly, this multiplexing is done on a port by port basis. Therefore, the number of pins required for a MAC to transceiver interface is two times the number of ports plus two instead of nine times the number of ports, and the addition of each additional port requires only two more wires (pins).
In one aspect, the present invention provides a multi-port 10 Base-T Ethernet device. The device includes a MAC chip, a PHY chip, and an interface connecting the MAC and PHY chips. The interface includes two time-division multiplexed wires per port, each time-division multiplexed wire conveying time-division multiplexed signals having different definitions, and two global wires conveying clock and synchronization pulse signals for up to all of the ports.
In another aspect, the present invention provides a 10 Base-T MAC to PHY interface. The interface includes two time-division multiplexed wires for each port serviced by the interface, each time-division mul

Affiliated with

Also associated with

Rating

Reduced pin-count 10Base-T MAC to transceiver interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced pin-count 10Base-T MAC to transceiver interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced pin-count 10Base-T MAC to transceiver interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3157109