Reduced-modulus address generation using sign-extension and corr

Details Reduced-modulus address generation using sign-extension and corr Reduced-modulus address generation using sign-extension and corr

1994-06-01

1996-04-23

Envall, Jr., Roy N.

Boots, shoes, and leggings

364786, G06F 738, G06F 750

Patent

active

055110177

ABSTRACT:
A mixed-modulo address generation unit has several inputs, preferably three. The unit can effectively add together a subset of these inputs in a reduced modulus, and simultaneously add this partial sum to a full-width input using a full modulus, the full modulus being greater than the reduced modulus. Reduced-width address components, such as 16-bit components with a 32-bit adder, are applied to the subset of inputs. The mixed modulo address generation unit sign-extends to 32-bits one input that includes a sign bit, the input being in the subset of inputs. Each input in the subset of inputs is applied to a carry-generate unit which signals if the partial sum is equal to or exceeds the reduced modulus. Under normal conditions, the full-modulus sum from the adder is output as a linear address. However, if the carry-generate unit signals a carry-out, and the sign bit indicates a positive number, then the full-modulus sum is recirculated to one of the adder's inputs and a correction term, equal to the two's complement of the reduced modulus, is added to produce the linear address. If the carry generate unit does not signal a carry-out, but the sign bit indicates a negative number, then the full-modulus sum is recirculated to one of the adder's inputs and a correction term, equal to the reduced modulus, is added to produce the linear address.

REFERENCES:
patent: 4598266 (1986-07-01), Bernardson
patent: 4722067 (1988-01-01), Williams
patent: 4742479 (1988-05-01), Kloker et al.
patent: 4935867 (1990-06-01), Wang et al.
patent: 5233553 (1993-08-01), Shak et al.
patent: 5249148 (1993-09-01), Catherwood et al.
patent: 5381360 (1995-01-01), Schridhar et al.

Affiliated with

Also associated with

Rating

Reduced-modulus address generation using sign-extension and corr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced-modulus address generation using sign-extension and corr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced-modulus address generation using sign-extension and corr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2314514