Reduced jitter amplification methods and apparatuses

Details Reduced jitter amplification methods and apparatuses Reduced jitter amplification methods and apparatuses

2007-03-05

2009-08-25

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

Nonlinear amplifying circuit

C330S258000

Reexamination Certificate

active

07579905

ABSTRACT:
Apparatuses, circuits, and methods to amplify signals with reduced jitter are disclosed. Embodiments generally comprise amplifiers coupled with apparatuses that adjust peak frequencies of the amplifiers to reduce jitter. In many system and apparatus embodiments, the frequency gain boosters receive one or more feedback signals derived from input signals applied to the amplifiers. The frequency gain boosters generally respond to the feedback signals by manipulating or controlling active loads coupled to the amplifiers. In controlling the active loads, the frequency gain boosters generally cause the active loads to peak at frequencies at or near the input signals, the result being attenuated jitter in an output signal of the amplifier.

REFERENCES:
patent: 6556081 (2003-04-01), Muza
patent: 6914455 (2005-07-01), Yoshida et al.
patent: 7129782 (2006-10-01), Lebedev et al.
patent: 7312658 (2007-12-01), Gatti et al.

Affiliated with

Also associated with

Rating

Reduced jitter amplification methods and apparatuses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced jitter amplification methods and apparatuses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced jitter amplification methods and apparatuses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4136050