Oscillators – Solid state active element oscillator – Transistors
Reexamination Certificate
2007-04-09
2008-09-30
Mis, David (Department: 2817)
Oscillators
Solid state active element oscillator
Transistors
C336S232000
Reexamination Certificate
active
07429899
ABSTRACT:
Placing inductors or resistors in parallel causes the combined value of inductance or resistance to decrease according to the parallel combination rule. This invention decreases the parasitic resistance of an inductor by placing several inductors in parallel. Furthermore, by careful placement of these inductors, the mutual inductance between these inductors can be used to increase the equivalent inductance value to a value near that of the original inductance value of a single inductor. Thus, it is possible to create an inductance with a much lower value of parasitic resistance. This invention allows the formation of high Q inductors and would be beneficial in any circuit design requiring inductances. Another aspect of this invention is that the coils can be partitioned to minimize eddy current losses. This invention can easily be implemented in a planar technology. Simulations of several tank circuits indicate that the power dissipation can be reduced 3 to 4 times when compared to conventional techniques.
REFERENCES:
patent: 4286704 (1981-09-01), Wood
patent: 5396195 (1995-03-01), Gabara
patent: 5831331 (1998-11-01), Lee
patent: 5872489 (1999-02-01), Chang
patent: 5966063 (1999-10-01), Sato et al.
patent: 6060759 (2000-05-01), Dhong
patent: 6225677 (2001-05-01), Kobayashi
patent: 6304146 (2001-10-01), Welland
patent: 6323735 (2001-11-01), Welland
patent: 6480086 (2002-11-01), Kluge et al.
patent: 6621365 (2003-09-01), Hallivuori
patent: 6650220 (2003-11-01), Sia
patent: 6661325 (2003-12-01), Suh
patent: 6714086 (2004-03-01), Landrith
patent: 6759937 (2004-07-01), Kriazidou
patent: 6891444 (2005-05-01), Jacobsson
patent: 6911870 (2005-06-01), Gierkink
patent: 6943635 (2005-09-01), Kaltenecker
patent: 6982605 (2006-01-01), Mondal
patent: 7005930 (2006-02-01), Kim
patent: 7038443 (2006-05-01), Proksch
patent: 7078998 (2006-07-01), Zhang et al.
patent: 7109810 (2006-09-01), Senthilkumar
patent: 7138877 (2006-11-01), Vu et al.
patent: 7317354 (2008-01-01), Lee
patent: 2003/0206067 (2003-11-01), Wong
Chan, S., “Uniform-Phase Uniform-Amplitude Resonant-Load Global Clock Distributions”, IEEE J. Solid State, vol. 40, Issue 1, Jan. 2005, pp. 102-109.
Gabara Thaddeus
LCtank LLC
Mis David
LandOfFree
Reduced eddy current loss in LC tank circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced eddy current loss in LC tank circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced eddy current loss in LC tank circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992482