Reduced CMOS-swing clamping circuit for bus lines

Details Reduced CMOS-swing clamping circuit for bus lines Reduced CMOS-swing clamping circuit for bus lines

1995-04-05

1996-03-12

Tran, Toan

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

36518906, 327309, 327319, H03K 508

Patent

active

054989906

ABSTRACT:
A memory system having several memory devices coupled to a memory controller through an I/O bus, each memory device including multiple memory modules coupled to a chip I/O interface through an internal bus. The system includes a circuit for driving the I/O bus with a reduced CMOS-swing, a circuit for driving the internal bus with a full CMOS-swing in one bus direction and with a reduced CMOS-swing in the other bus direction, a column address generation circuit for allowing sequentially addressed data to be accessed with the decoder delay being eliminated, and a circuit for re-synchronizing data from a source clock to a destination clock with reduced access latency penalty. Simultaneously writing data into multiple circuit modules significantly increases the write bandwidth of the memory. Also included are a dynamic base-address mapping into an address space, a read or write operation across multiple memory modules, a novel I/O bus format, and a protocol and test mode for testing redundant memory sub-arrays.

REFERENCES:
patent: 3585378 (1969-05-01), Bouricius et al.
patent: 3651473 (1972-03-01), Faber
patent: 3761879 (1973-09-01), Brandsma et al.
patent: 3803562 (1974-04-01), Hunter
patent: 3849872 (1974-11-01), Hubacher
patent: 3983537 (1976-09-01), Parsons et al.
patent: 4007452 (1977-02-01), Hoff, Jr.
patent: 4038648 (1977-07-01), Chesley
patent: 4063225 (1977-12-01), Stewart
patent: 4071887 (1978-01-01), Daly et al.
patent: 4092733 (1978-05-01), Coontz et al.
patent: 4188670 (1980-02-01), Hsia
patent: 4227045 (1980-10-01), Chelcun et al.
patent: 4319356 (1982-03-01), Kocol et al.
patent: 4329685 (1982-05-01), Mahon et al.
patent: 4379327 (1983-04-01), Tietjen et al.
patent: 4407014 (1983-09-01), Holtey et al.
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4467400 (1984-08-01), Stopper
patent: 4494196 (1985-01-01), Greer
patent: 4605928 (1986-08-01), Georgiou
patent: 4615017 (1986-09-01), Finlay et al.
patent: 4627058 (1986-12-01), Moriyama
patent: 4630355 (1986-12-01), Johnson
patent: 4639861 (1987-01-01), Appiano et al.
patent: 4646298 (1987-02-01), Laws et al.
patent: 4653050 (1987-03-01), Vaillancourt
patent: 4663758 (1987-05-01), Lambarelli et al.
patent: 4667328 (1987-05-01), Imran
patent: 4703436 (1987-10-01), Varshney
patent: 4707808 (1987-11-01), Heimbigner
patent: 4719621 (1988-01-01), May
patent: 4847615 (1989-07-01), McDonald
patent: 4866508 (1989-09-01), Eichelberger et al.
patent: 4872137 (1989-10-01), Jennings, III
patent: 4881232 (1989-11-01), Sako et al.
patent: 4906987 (1990-03-01), Venaleck et al.
patent: 4926382 (1990-05-01), Sakui et al.
patent: 4943914 (1990-07-01), Kubo
patent: 4943966 (1990-07-01), Giunta et al.
patent: 4955020 (1990-09-01), Stone et al.
patent: 4970724 (1990-11-01), Yung
patent: 4974048 (1990-11-01), Chakravorty et al.
patent: 4980765 (1990-12-01), Kudo et al.
patent: 4984192 (1991-01-01), Flynn
patent: 4985895 (1991-01-01), Pelkey
patent: 5020020 (1991-05-01), Pomfret et al.
patent: 5043820 (1991-08-01), Wyles et al.
patent: 5045725 (1991-09-01), Sasaki et al.
patent: 5055897 (1991-10-01), Canepa et al.
patent: 5077596 (1991-12-01), Inoue
patent: 5077737 (1991-12-01), Leger et al.
patent: 5077738 (1991-12-01), Larsen et al.
patent: 5103424 (1992-04-01), Wade
patent: 5111271 (1992-05-01), Hatada et al.
patent: 5111434 (1992-05-01), Cho
patent: 5128737 (1992-07-01), van der Have
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5159273 (1992-10-01), Wright et al.
patent: 5187779 (1993-02-01), Jeddeloh et al.
patent: 5204836 (1993-04-01), Reed
patent: 5214657 (1993-05-01), Farnworth et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5252507 (1993-10-01), Hively et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5261077 (1993-11-01), Duval et al.
patent: 5268639 (1993-12-01), Gasbarro et al.
patent: 5329174 (1994-07-01), Chiang
Peter van Zant, Microchip, A Practical Guide to Semiconductor Processing, 1st Ed., Semiconductor Services, San Jose, CA 1986, p. 8.
MacDonald et al, "Dynamic RAMs 200mb Wafer Memory," IEEE ISSCC, Feb. 17, 1989, pp. 240-241 and 350.
Cavil et al., "Wafer-Scale Integration," Microelectronics Manufacturing Technology, May, 1991, pp. 55-59.
Herbert Stopper, "Wafer-Scale Integration," Hybrids and High-Level Integration, pp. 354-364.
Ron Iscoff, "Characterizing Quickturn ASICs: It's Done with Mirrors" semiconductor International, Aug. 1, 1990, pp. 68-73.
Takai et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture," IEEE Jnl of Solid State circuirts, vol. 29, No. 4, Apr. 1994, pp. 426-431.
Fujii, et al., "A 50-.mu.A Standby 1Mx1/256Kx4 CMOS DRAM with High-Speed Sense Amplifier," IEEE Jnl of Solid State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 643-647.
"32K x 9 Bit BurstRAM.TM. Synchronous Static RAM with burst Counter and Self-timed Write," Motorola Memory Data, pp. 7-100 to 7-109.
"A Design and Yield Evaluation Technique for Wafer-Scale Memory", Apr. 1992, Yamashita et al., Fujitsu.
"Task-Flow Architecture for WSI Parallel Processing", Apr. 1992, Robert W. Horst, Tandem Computers, Inc.
"A Monolithic Hough Transform Processor Based on Restructurable VLSI", Rhodes et al., Jan. 1988.
"Yield Optimization in Large RAM's with Hierarchical Redundancy", Ganapathy et al., Sep. 1991.
"Wafer-Scale Integration--A Fault-Tolerant Procedure", Aubusson et al., Jun. 1978.
"Designing With the IDT49C460 and IDT 39C60 Error Detection and Correction Unite", Stodieck, Jan. 1989.
"Reconfiguration of Binary Trees: The Flow-Driven Approach", Antola et al., 1991.
"Large Area Defect-Tolerant Tree Architectures", Shi et al., 1991.

Affiliated with

Also associated with

Rating

Reduced CMOS-swing clamping circuit for bus lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduced CMOS-swing clamping circuit for bus lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced CMOS-swing clamping circuit for bus lines will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2103344