Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2000-02-08
2004-02-24
Chin, Stephen (Department: 2634)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S142000, C375S143000, C375S150000
Reexamination Certificate
active
06697444
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a correlating device for calculating the correlation between an analog input signal and binary-code sequence with respect to time, which is suitable for use, for example, as a correlating device for synchronizing an input signal and a binary-code sequence, or a correlating device for demodulating spread data into the original form, for example, in spread spectrum communications.
BACKGROUND OF THE INVENTION
As a correlating device, for example, one can use switched capacitor circuit as in
FIG. 16
, which directly calculates an analog signal Aout indicative of the correlation between an analog input signal Vin and a binary-code sequence a(i) with respect to time without converting the analog input signal into digital.
In such a correlating device, however, in order to prevent saturation before the calculation of the correlation completes, as the length of binary-code sequence becomes longer, it is required to increase the capacitance of an integration capacitor C
101
, that in turn increases the amount of parasitic capacitance. The presence of these parasitics translate into large power consumption in order to achieve the desired speed of operation.
Furthermore, in a general spread spectrum communication receiver, the functional blocks, such as path searcher, tracking controller or rake receiver, which follow the correlating device
101
are usually implemented by digital circuits. In this case, the output signal Aout of correlating device
101
has to be converted to a digital value before it is passed to those digital circuits. This conversion requires separate AD converter(s) and hence further increase of power consumption.
SUMMARY OF THE INVENTION
It is an object of the present invention to realize a correlating device capable of operating at low power consumption even at high operating speeds and for long code sequences, that can output a correlation value as a digital value without using separate AD converters.
In order to achieve the above object, a correlator, which calculates a correlation value between an input signal and a code sequence with respect to time, is provided with a multiplier for multiplying the input signal by a code from the code sequence; an analog integrator; a quantization circuit that quantizes an integrated value from the analog integrator; a digital accumulator that accumulates digital values outputted by the quantization circuit, and outputs a result of accumulation as the correlation value; and a negative feedback circuit that converts the digital value outputted by the quantization circuit to an analog value of inverse polarity; wherein the analog integrator integrates a sum of a negative feedback signal outputted by the negative feedback circuit and an output from the multiplier. Here, even in the case of a digital signal, the physical quantity itself for transmitting the signal takes an analog value; therefore, either an analog or digital signal may be used as the input signal. Moreover, either a binary code sequence or a multivalued code sequence may be used.
With this arrangement, the quantization circuit and the negative feedback circuit form a negative feedback loop, and therefore, compared with the case without a negative feedback loop, the absolute value of the integrated value of the analog integrator is reduced. Therefore, even when the length of code sequence becomes longer, it is possible to prevent the saturation of the integrated analog output without increasing the size of integrator capacitor which stores the integrated value, thereby realizing a correlator of small power consumption.
Furthermore, upon completing a computation with respect to all the values of the code sequence, the digital output of the digital accumulator indicates a correlation value between the input signal and the code sequence with respect to time. Thus, unlike the conventional arrangement wherein the correlation value of the analog signal integrator is subjected to AD conversion, it is possible to output a digital value indicative of a correlation value without providing an AD converter as a the second stage of the correlator.
Here, as in the conventional arrangement, in the case of converting the correlation value which is once output in a analog value and then converted into a digital value, as the maximum analog value is a product of the number of quantization levels and the quantization interval, it is difficult to increase the number of quantization levels, and thus a calculation with an improved precision is difficult to be achieved. Furthermore, another problem may arise due to limitations of the conversion rat of low-power AD converters, unless complex structures are used.
In contrast, the number of quantization levels L which can be outputted by the correlator according to the present invention is (N−1)·M+1 wherein N is the number of quantization levels of the quantization circuit and M is a length of the code sequence. Therefore, without increasing the number of quantization levels of the quantization circuit, the number of quantization levels L of the correlator increases as the code sequence becomes longer.
As a result, it is possible to reduce the number of quantization levels N of the quantization circuit (for example, two or three quantization levels) to be smaller than the number of quantization levels L of the correlator (for example, 64 to 256), thus outputting a high precision correlation value with a simple circuit structure.
In order to achieve the above object, another correlator of the present invention, which is provided with an analog integrator and which, upon receipt of a modulated input that has been modulated by a baseband signal with a spectrum spread by a code sequence, calculates a correlation value between the spread spectrum baseband signal and a code from the code sequence with respect to time, is provided with: a multiplier for multiplying the input signal by the product of the code from the code sequence and a sampling value of the sine wave of a carrier frequency; a quantization circuit that quantizes an integrated value from the analog integrator; a digital accumulator that accumulates digital values outputted by the quantization circuit, and outputs a result of accumulation as the correlation value; and a negative feedback circuit that converts the digital value outputted by the quantization circuit to an analog value of inverse polarity, wherein the analog integrator integrates a sum of a negative feedback signal outputted by the negative feedback circuit and an output from the multiplier.
In this arrangement, the multiplier multiplies the product of the code from the code sequence and a sampling value of the sine wave of a carrier frequency by the input signal, and the digital accumulator outputs a value obtained by integrating the output of the multiplier as a digital value. Thus, the modulated signal is decoded to the baseband signal.
In the same manner as the aforementioned correlator, since the quantization circuit and the negative feedback circuit form a negative feedback loop, it is possible to prevent the saturation of the output of the analog integrator in spite of the fact that the multiplier multiplies the product of the code from the code sequence and a sampling value of the sine wave of a carrier frequency by the input signal.
In addition, since a frequency conversion function from the modulated signal to the baseband is also included in the negative feedback loop, it is possible to simultaneously carry out the frequency conversion and the despreading, and consequently to reduce a quantization error, even in the case of the application of only one pair of the multiplier and the analog integrator.
As a result, it becomes possible to realize a correlator which has a simple structure with low power consumption and which can carry out decoding from a modulated signal to the baseband signal.
Incidentally, the maximum quantization error of each of the correlators having the above arrangements is determined by the maximum quantization error o
Iizuka Kunihiko
Senderowicz Daniel
Chin Stephen
Odom Curtis
Sharp Kabushiki Kaisha
LandOfFree
Recycling integrator correlator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Recycling integrator correlator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recycling integrator correlator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3320427