Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1998-05-15
2000-08-08
Williams, Howard L.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
341156, H03M 110
Patent
active
061008346
ABSTRACT:
A flash converter is preceded by an accurate continuous-time error amplifier operating on the difference between the input signal and a feedback DAC. The DAC output is operatively coupled to the amplifier input virtual ground or summing node through, for example, a set of precision capacitors. The input circuit is also coupled to the amplifier input through a continuous-time element such as a set of precision capacitors, approximately equal in capacitance to those coupled to the DAC. The amplifier may have a moderate closed-loop forward gain such as 16 with a high-pass characteristic beyond, for example, 10 Hz. The DAC is controlled by the latched output of a digital signal processing block, which uses digital outputs from the flash converter and the last latched output to predict the next value of the input signal. Converter control loop stability is afforded by providing a lowpass character to the prediction circuit. The converter produces a digital result by adding the digital value produced by the flash, properly scaled, to the current digital output value of the digital latch driving the DAC. The digital result may be sub-sampled at any arbitrary phase of the input sampling clock to permit optimum-phase data recovery.
REFERENCES:
patent: 4317208 (1982-02-01), Araseki et al.
patent: 4665380 (1987-05-01), Lewyn
patent: 4792787 (1988-12-01), Speiser et al.
patent: 4875046 (1989-10-01), Lewyn
patent: 4899153 (1990-02-01), Lewyn
patent: 4926176 (1990-05-01), Lewyn et al.
patent: 4983973 (1991-01-01), Lewyn
patent: 5099205 (1992-03-01), Lewyn
patent: 5130570 (1992-07-01), Lewyn
patent: 5163019 (1992-11-01), Lewyn
patent: 5206647 (1993-04-01), Stone
patent: 5266952 (1993-11-01), Stone et al.
patent: 5640162 (1997-06-01), Lewyn
patent: 5781132 (1998-07-01), Lewyn
Pairgain Technologies, Inc.
Slusher Jeffrey
Williams Howard L.
LandOfFree
Recursive multi-bit ADC with predictor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Recursive multi-bit ADC with predictor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recursive multi-bit ADC with predictor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1154565