Recursive decoder architecture for binary block codes

Details Recursive decoder architecture for binary block codes Recursive decoder architecture for binary block codes

1998-06-01

2002-02-19

Corrielus, Jean (Department: 2631)

Pulse or digital communications

Systems using alternating or pulsating current

Plural channels for transmission of a single pulse train

C714S792000

Reexamination Certificate

active

06349117

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to decoder architectures. More particularly, the present invention relates to a recursive decoder architecture which performs the decoding in a parallel structure.
2. The Prior Art
In high speed data transmission over such mediums as satellite, telephone, co-axial cable, and optical fiber, very efficient and fast decoders are of critical importance. As such, in the prior art, many methods are known for decoding a binary block codeword of a specified length and having a particular dimension K, wherein
2
k
defines the number of possible combinations of different codewords for the specified length N. These methods typically involve decomposing the binary block codewords into several sections of parallel sub-trellises, as is understood by those of ordinary skill in the art. Decoding of the various sections of sub-trellises are then performed.
One of the most widely employed methods for decomposing the codeword into sub-trellises for decoding employs the Viterbi algorithm. In the decomposition of the binary codewords, according to the Viterbi algorithm, the decoder constructed in accordance thereby uses information from previous parallel sub-trellis sections to determine survivors for subsequent parallel sub-trellis sections. Accordingly, the parallel sub-trellises of the decoder are decoded in a sequential manner.
It is, therefore, an object of the present invention, to avoid the disadvantages presented by the sequential decoding found in Viterbi decoders, by forming a decoder wherein all of the decoding can be formed at once in parallel.
BRIEF DESCRIPTION OF THE INVENTION
In the present invention, a recursive decoder implements a decoding method wherein a binary block codeword can be decomposed such that short decoding at a first stage can be performed in a massively parallel fashion. In subsequent stages, a series of comparisons and additions are then be made until the codeword is fully decoded.


REFERENCES:
patent: 5717471 (1998-02-01), Stewart
patent: 5983385 (1999-11-01), Khayrallah et al.

Affiliated with

Also associated with

Rating

Recursive decoder architecture for binary block codes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Recursive decoder architecture for binary block codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recursive decoder architecture for binary block codes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2955578